Assignment -3 Part\_A

VLSI Design Lab


Manish Ranjan

24M1176


1.

**Post Implementation Timing Simulation:** 

Writing 12345678 at 00001000 and Reading it.



# Block design diagram:



### Testbench(Master):

`timescale 1ns / 1ps

module Axi\_tb;

// Declare AXI signals reg aclk;

reg aresetn;

// AXI signal reg [31:0] awaddr; // Write address reg [31:0] wdata; // Write data

reg awvalid; // Write address valid reg wvalid; // Write valid wire awready; // Write address ready wire wready; // Write data ready

reg [31:0] araddr; // Read address reg arvalid; // Read address valid wire arready; // Read address ready wire [31:0] rdata; // Read data wire rvalid; // Read valid reg rready; // Read ready

#### design\_1\_wrapper dut

(.s\_axi\_aclk\_0(aclk), .s\_axi\_aresetn\_0(aresetn), .s\_axi\_araddr\_0(araddr), .s\_axi\_arready\_0(arready), .s\_axi\_arvalid\_0(arvalid), .s\_axi\_awaddr\_0(awaddr), .s\_axi\_awready\_0(awready), .s\_axi\_awvalid\_0(awvalid), .s\_axi\_rdata\_0(rdata), .s\_axi\_rready\_0(rready), .s\_axi\_rvalid\_0(rvalid), .s\_axi\_wdata\_0(wdata), .s\_axi\_wready\_0(wready), .s\_axi\_wvalid\_0(wvalid));

```
always #5 aclk = ~aclk;
initial begin
aclk = 0;
aresetn = 0;
awaddr = 32'h0;
awvalid = 0;
wvalid = 0;
araddr = 32'h0;
arvalid = 0;
rready = 1;
#10 aresetn = 1;
// Write operation
#10 awaddr = 32'h0000_1000;
    wdata = 32'h12345678;
    awvalid = 1;
    wvalid = 1;
wait(awready && wready);
#10 awvalid = 0;
    wvalid = 0;
#10 araddr = 32'h0000_1000; // Same address as the write
    arvalid = 1;
wait(arready);
#10 arvalid = 0;
wait(rvalid);
```


#10 \$finish;

end

endmodule

# 2. Post Implementation Timing Simulation:


## Matched with Bram coe file given below the output




**Bram Coe file content:** 

memory\_initialization\_radix=16; memory\_initialization\_vector=12345678 AABBCCDD 76543218 0F0F0F0F ABCDEF01 11223344 55667788 99AABBCC DAEEFF00 CFFEBBBE;

### **State Diagram:**



**Block design Diagram:** 



### Verilog code and Testbench:

### Top Module code used for generating AXI4 lite Read Signals:

```
immescale 1ns/1ps

module Top(

input wire aclk,
input wire aresetn,
output [31:0] read_data,

// AXI Read Address Channel
output reg [14:0] araddr,
input wire arready,
output reg arvalid,

// AXI Read Data Channel
input wire [31:0] rdata,
input wire rvalid,
output reg rready,

// AXI Write Address Channel
```

```
output [14:0] awaddr,
input awready,
output reg awvalid,
// AXI Write Data Channel
output [31:0] wdata,
input wready,
output reg wvalid
);
reg [1:0] state, next_state;
parameter IDLE = 2'b00, READ_ADDR = 2'b01, READ = 2'b10;
// Sequential Logic for State Transitions
always @(posedge aclk or negedge aresetn) begin
    if (!aresetn)
        state <= IDLE;</pre>
    else
        state <= next state;</pre>
end
//sequential logic for signal Assignments for Read
always @(posedge aclk) begin
        case (state)
            IDLE: begin
                 araddr <= 15'h0000;
                 arvalid <= 0;
                 rready <= 0;
                 wvalid <=0;</pre>
                 awvalid<=0;
            end
            READ_ADDR: begin
```

```
awvalid<=0;</pre>
                  arvalid <= 1;
                 rready <= 0;
             end
             READ: begin
                 wvalid <=0;</pre>
                  awvalid<=0;
                  arvalid <= 0;</pre>
                 rready <= 1;</pre>
                 if (rvalid) begin
                      if (araddr > 36)
                           araddr <= 0;
                      else
                           araddr <= araddr + 4;</pre>
                end
                else
                  araddr <=araddr;</pre>
             end
        endcase
    end
// Combinational Logic for Next State Decisions
always @(*) begin
    next_state = state;
    case (state)
        IDLE: begin
             next_state = READ_ADDR;
        end
        READ_ADDR: begin
             if (arready)
                  next_state = READ;
                  else
```

wvalid <=0;</pre>

```
next_state = READ_ADDR;
         end
         READ: begin
              if (rvalid)
                   next_state = READ_ADDR;
                   else
                   next state = READ;
         end
    endcase
end
//output logic
assign read data= rdata;
endmodule
Design wrapper code:
`timescale 1 ps / 1 ps
module design_2_wrapper (aclk_0, aresetn_0, read_data_0); input aclk_0; input aresetn_0;
output [31:0]read_data_0;
wire aclk_0; wire aresetn_0; wire [31:0]read_data_0;
design_2 design_2_i (.aclk_0(aclk_0), .aresetn_0(aresetn_0), .read_data_0(read_data_0));
endmodule
Testbench:
module design_2_wrapper_tb;
reg aclk_0; reg aresetn_0; wire [31:0]read_data_0;
// Instantiate the design wrapper design_2_wrapper uut
(.aclk_0(aclk_0), .aresetn_0(aresetn_0), .read_data_0(read_data_0));
```

```
always begin #10 aclk_0 = ~aclk_0;
end
initial begin
aclk_0 = 0;
aresetn_0 = 0;

#300;
aresetn_0 = 1;

#2500;
$finish;
end
// Monitor signals initial begin $monitor("Time = %0t | aclk_0 = %b | aresetn_0 = %b", $time, aclk_0, aresetn_0); end
endmodule
```