# EE 705: VLSI DESIGN LAB

ASSIGNMENT-4 | Team: Design Dynamos

Manish Ranjan 24M1176

**Anubhav Bhura 24M1219** 

Razul N Haris 24M1182

Icache Memory:

#### Terminal screenshot:

# **Output Folder Content:**

# 1. The screenshot of .lvs.rpt file:



# 2. Top Module

```
icache_mem.v
~/OpenLane/designs/icache_flow/src
   Open ▼
              Æ
module icache_mem(
    input rst_n,
input clk,
    input ctk,
input cs,
input we,
input [7:0] addr,
input [7:0] write_allow,
input [19:0] datain,
     output [19:0] dataout
     reg [19:0] dataout_stored;
     reg cs_int;
     wire [19:0] dataout_int;
     always @(posedge clk) begin
          if(!rst n) begin
               cs_int <= 1;
               dataout_stored <= 0;
          end else begin
               if(cs)
                    dataout_stored <= dataout_int;
               cs_int <= cs;
          end
     end
     assign dataout = cs_int ? dataout_int : dataout_stored;
     wire [19:0] dout1;
      .csb0(!cs),
          .web0(!we),
          //wask0(write_allow[3:0]),
.addr0(addr),
.din0(datain[19:0]),
.dout0(dataout_int[19:0]),
          .clk1(1'b0),
          .csb1(1'b1),
.addr1(8'b0),
          .dout1(dout1[19:0])
endmodule
```

3. Config.json and macro\_placement.cfg file screenshot

```
config.json
                         Ð
                                                                                                                                                                Save
                                                                                                                                                                                =
      Open ▼
                                                                                                                                                                                                     ×
                                                                                     ~/OpenLane/designs/icache_flow
{
        "PDK": "sky130A",
"DESIGN_NAME": "icache_mem",
"VERILOG_FILES": "dir::src/icache_mem.v",
"VERILOG_FILES_BLACKBOX": "dir::src/sky130_sram_1kbytes_1rw1r_20x256_20/
sky130_sram_1kbytes_1rw1r_20x256_20.v",
        "CLOCK_PORT": "clk",
"CLOCK_PERIOD": 25.0,
"DESIGN_IS_CORE": true,
        "FP_SIZING": "absolute",
"DIE_AREA": "0 0 490 490",
"PL_TARGET_DENSITY": 0.25,
        "PL_TARGET_DENSITY: 0.25,

"VDD_NETS": "vccd1",

"GND_NETS": "vssd1",

"FP_PDN_MACRO_HOOKS": "sram0 vccd1 vssd1 vccd1 vssd1",


"MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",

"XXTRA_LEFS": "dir::src/sky130_sram_1kbytes_1rw1r_20x256_20/
sky130_sram_lkbytes_1rw1r_20x256_20.lef",

"EXTRA_GDS_FILES": "dir::src/sky130_sram_1kbytes_1rw1r_20x256_20/sky130_sram_1kbytes_1rw1r_20x256_20/sky130_sram_1kbytes_1rw1r_20x256_20.gds",
         "RUN KLAYOUT XOR": false,
         "MAGIC_DRC_USE_GDS": false,
         "QUIT ON MAGIC DRC": false
}
```



4. Layout of the design on Magic screenshot.



5.

Clock Frequency (MHz)	40
Worst case setup slack (ns)	18.19
Worst case hold slack (ns)	0.29
Design area (µm2)	158,406
Total Power Consumption (µW)	92.5

# Dcache:

# Terminal screenshot:

```
| Complete | Complete
```

### **Output folder content:**

#### 1. The screenshot of .lvs.rpt file:



# 2. Top Module

```
dcache_mem.v
Lane/designs/dcache_flow/src
     Open ▼ 🖺
module dcache_mem(
                                   rst_n,
clk,
       input
        input
        input
                                   cs,
       input
                                   we,
       input we,
input [10:0] addr,
//input [3:0] write_allow,
input [31:0] datain,
output [31:0] dataout
       reg [31:0] dataout_stored;
       reg cs_int;
reg [31:0] dataout_mux; // muxed output from one of the four SRAM blocks
      // Wires for each SRAM instance output
wire [31:0] dataout_int0;
wire [31:0] dataout_int1;
wire [31:0] dataout_int2;
wire [31:0] dataout_int3;
       // Bank selection and local address extraction.
// The two MSBs of addr select the bank.
wire [1:0] bank_select = addr[10:9];
wire [8:0] local_addr = addr[8:0];
      wire [31:0] dout1;
wire [31:0] dout2;
wire [31:0] dout3;
wire [31:0] dout4;
       // Instantiate SRAM 0 (bank 00)
sky130_sram_2kbytes_1rw1r_32x512_32 sram0 (
    .clk0(clk),
    .csb0(!(cs && (bank_select == 2'b00))), // Enable only if bank_select is 00
               .web0(!we),
.addr0(local addr),
               .din0(datain),
.dout0(dataout_int0),
                .clk1(1'b0),
               .csb1(1'b1),
                .dout1(dout1)
```

Open ▼ dcache\_mem.v ~/OpenLane/designs/dcache\_flow/src


```
// Instantiate SRAM 2 (bank 10)
   sky130_sram_2kbytes_1rw1r_32x512_32 sram2 (
       .clk0(clk),
       .csb0(!(cs && (bank_select == 2'b10))), // Enable only if bank_select is 10
       .web0(!we),
       .addr0(local_addr),
       .din0(datain),
       .dout0(dataout int2),
       .clk1(1'b0),
       .csb1(1'b1),
.addr1(9'b0),
       .dout1(dout3)
  // Instantiate SRAM 3 (bank 11) sky130_sram_2kbytes_1rw1r_32x512_32 sram3 (
       .clk0(clk),
.csb0(!(cs && (bank_select == 2'b11))), // Enable only if bank_select is 11
       .web0(!we),
       .addr0(local_addr),
       .din0(datain),
       .dout0(dataout_int3),
       .clk1(1'b0),
       .csb1(1'b1),
.addr1(9'b0)
       .dout1(dout4)
  ):
   // Multiplexer: select the output from the correct SRAM block based on bank_select.
   always @(*) begin
       case (bank_select)
            2'b00: dataout_mux = dataout_int0;
2'b01: dataout_mux = dataout_int1;
2'b10: dataout_mux = dataout_int2;
            2'b11: dataout_mux = dataout_int3;
            default: dataout_mux = 32'd0;
       endcase
  end
   // Register the output when chip select is active.
  always @(posedge clk) begin
if (!rst_n) begin
           cs_int <= 1;
dataout_stored <= 32'd0;
       end else begin
            if (cs)
                dataout_stored <= dataout_mux;
            cs_int <= cs;
       end
   endmodule
```

3. Config.json and macro\_placement.cfg file screenshot

```
config.json
    Open ▼
                  Ð
                                                                                                                 Save
                                                                                                                            \equiv
                                                                                                                                          ×
                                                           ~/OpenLane/designs/dcache_flow
      "PDK": "sky130A",
      "DESIGN_NAME": "dcache_mem",
"VERILOG_FILES": "dir::src/dcache_mem.v",
"VERILOG_FILES_BLACKBOX": "dir::src/sky130_sram_2kbytes_1rw1r_32x512_32/
sky130_sram_2kbytes_1rw1r_32x512_32.v",

"BLACKBOX_MODULES": "sky130_sram_2kbytes_1rw1r_32x512_32",
      "CLOCK_PORT": "clk",
      "CLOCK_PERIOD": 25.0,
      "DESIGN_IS_CORE": true,
      "FP_SIZING": "absolute",
"DIE_AREA": "0 0 1700 1200",
      "PL TARGET DENSITY": 0.55,
      "VDD_NETS": "vccd1",
"GND_NETS": "vssd1",
"FP_PDN_MACRO_HOOKS": "sram0 vccd1 vssd1 vccd1 vssd1, sram1 vccd1 vssd1 vccd1 vssd1, sram2
vccd1 vssd1 vccd1 vssd1, sram3 vccd1 vssd1 vccd1 vssd1",
"MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "EXTRA_LEFS": "dir::src/sky130_sram_2kbytes_1rw1r_32x512_32/
sky130_sram_2kbytes_1rw1r_32x512_32.lef",
    "EXTRA_GDS_FILES": "dir::src/sky130_sram_2kbytes_1rw1r_32x512_32/
sky130_sram_2kbytes_1rw1r_32x512_32.gds<sup>=</sup>,
      "RUN_KLAYOUT_XOR": false,
"MAGIC_DRC_USE_GDS": false,
      "QUIT_ON_MAGIC_DRC": false
 Loading file "/home/running_courses/EE705/EE705_8/OpenLane/desig... JSON ▼ Tab Width: 8 ▼
                                                                                                                       Ln 1, Col 1
                                                                                                                                                INS
                                                              macro_placement.cfg
                  ₽
    Open ▼
                                                                                                                 Save
                                                                                                                            в
                                                                                                                                           ×
                                                            ~/OpenLane/designs/dcache_flow
sram0 35 35 N
sram1 35 500 S
sram2 810 35 N
sram3 810 500 S
```

4. Layout of the design on Magic screenshot.



# 5.

Clock Frequency (MHz)	40
Worst case setup slack (ns)	12.89
Worst case hold slack (ns)	0.20
Design area (µm2)	1163102
Total Power Consumption (μW)	260