3. Instruction Set Architecture – The LC2k and ARM architectures

EECS 370 – Introduction to Computer Organization – Winter 2015

Robert Dick, Andrew Lukefahr, and Satish Narayanasamy


EECS Department University of Michigan in Ann Arbor, USA

© Dick-Lukefahr-Narayanasamy, 2015

The material in this presentation cannot be copied in any form without our written permission

Representing negative numbers

- We already know how to represent non-negative numbers in binary
 - 6 (base 10) = 4 + 2 = 1*4+ 1*2 + 0*1 = 1*2^2 + 1*2^1 + 0*2^0 = 110 (base 2)
- And we can do arithmetic with binary numbers:



3 + 3 = 6

Representing negative numbers

- We already know how to represent non-negative numbers in binary
 - 6 (base 10) = 4 + 2 = 1*4+ 1*2 + 0*1 = 1*2^2 + 1*2^1 + 0*2^0 = 110 (base 2)
- And we can do arithmetic with binary numbers:



Negative Numbers?

- We would like a number system that provides
 - obvious representation of 0,1,2...
 - uses adder for addition
 - single value of 0
 - equal coverage of positive and negative numbers
 - easy detection of sign
 - easy negation

Two's Complement Representation

- 2's complement representation of negative numbers
- Take the bitwise inverse and add 1
- Biggest 4-bit Binary Number: 7
- Smallest 4-bit Binary Number: -8
- Exercise: with n bits, what are the smallest and largest 2's complement numbers?

Decimal	Two's Complement Binary
-8	1000
-7	1001
-6	1010
-5	1011
-4	1100
-3	1101
-2	1110
-1	1111
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111

Two's Complement Representation

- Negate:
 - Take the bitwise inverse and add 1
- Sign extension
 - +3 = 0011 = 00000011 = 00000000000011
 - -3 = 1101 = 111111101 = 11111111111111101
- Exercise: negate zero
- Exercise: represent -23 with the minimum number of bits
- Exercise: represent -23 as an 8-bit binary number

Two's Complement Arithmetic (Subtraction)


Decimal	2' s C	mpler	nent Binary	Decimal		2's Co	mplemer	nt Binary	y
0	0000			-1		111	l		
1	0001			-2		1110	0		
2	0010			-3		110	1		
3	0011			-4		110	0		
4	0100			-5		101	1		
5	0101			-6		101	0		
6	0110			-7		100	1		
7	0111			-8		100	0		
Examples:	7 - 6 =	$7 + (-1)^{-1}$	-6) = 1	3 - 5	5 =	3 + (- 5) =	-2	
0	1	1	1			0	0	1	1
+ 1	0	1	0	+		1	0	1	1

Two's Complement Arithmetic (Subtraction)

Dec	imal	2' s C	Compler	nent Binary	Decima	l	2' s Co	mpleme	nt Binar	y
	0	0000)		-1		111	1		
	1	0001	l		-2		111	0		
	2	0010)		-3		110	1		
	3	0011	l		-4		110	0		
	4	0100)		-5		101	1		
	5	0101	l		-6		101	0		
	6	0110)		-7		100	1		
	7	0111			-8		100			
Exam	ples: 7	7 - 6 =	7 + (-6) = 1	3 -	5 =	= 3 + ((-5) =	-2	
	1	1						1	1	
	0	1	1	1			0	0	1	1
+	1	0	1	0		+	1	0	1	1
	0	0	0	1			1	1	1	0

Recap (Assembly/Machine Code)

- Computers store program instructions the same way they store data.
- Each instruction is encoded as a <u>number</u>
 - Opcode field: what instruction to perform.
 - Operand fields: what data to perform it on.



Recap (Storage)

Registers

- Small array of storage locations in processor
- Fast access
- Direct addressing only
- Special register: the PC register

Memory

- Large array of storage locations
- Slow access
- Many addressing modes (direct, indirect, reg.indirect, base+displacement)

Instruction Set Architecture (ISA) Design Lectures

- Lecture 2: Storage types and addressing modes
- □ Lecture 3 : LC-2K and ARM architecture
- Lecture 4 : Converting C to assembly basic blocks
- Lecture 5 : Converting C to assembly functions
- Lecture 6 : Translation software; libraries, VMs
- Lecture 7 : Memory layout




LC2K Processor

- 32-bit processor
 - Instructions are 32 bits
 - Integer registers are 32 bits
- 8 registers
- supports 65536 words of memory (addressable space)
- 8 instructions
 - add, nand, lw, sw, beq, jalr, halt, noop



Instruction Encoding

 Instruction set architecture defines the mapping of assembly instructions to machine code





Instruction Formats

- Positional organization of bits (Implies nothing about bit values!!!)
- R type instructions (add, nand)

 31-25
 24-22
 21-19
 18-16
 15-3
 2-0

 unused
 opcode
 regA
 regB
 unused
 destR

I type instructions (lw, sw, beq)

 31-25
 24-22
 21-19
 18-16
 15-0

 unused
 opcode
 regA
 regB
 offset




Bit Encodings

- Opcode encodings
 - add (000), nand (001), lw (010), sw (011), beq (100), jalr (101), halt (110), noop (111)
- Register values
 - Just encode the register number (r2 = 010)
- Immediate values
 - Just encode the values (Remember to give all the available bits a value!!)



Example Encoding - nand




Convert to Hex \rightarrow 0x005C0007

Convert to Dec \rightarrow 6029319



Example Encoding - Iw



Convert to Hex \rightarrow 0x00AAFFF8 Convert to Dec \rightarrow 11206648



Class Problem 1

- Compute the encoding in Hex for:
 - add 3 7 3 (r3 = r3 + r7) (add = 000)
 - sw 1 5 67 (M[r1+67] = r5) (sw = 011)

unuse	d	opcode	regA	regB	offset	
31-2	25	24-22	21-19	18-16		15-0
unuse	d	opcode	regA	regB	unused	destR
31-	25	24-22	21-19	18-16	15-3	2-0

ARM ISA

ARM Instruction Set

- Three main types of instructions:
 - 1. Arithmetic
 - Add, subtract, multiply
 - Logical: and, or, xor, shift, rotate, etc.
 - Compare : eq, ne, lt, gt, le, mi, pl, etc.
 - Memory access
 - Ldr, ldm (load multiple), str, stm (store multiple)
 - 3. Sequencing / control flow
 - b (branch), bl (branch and link)



ARM Arithmetic Instructions

- Format: three operand fields
 - Dest. register often the first one check instruction format

$$\Box$$
 C-code example: $f = (g + h) - (i + j)$



- Format: second source operand can be a reg or imm (8 bit)
 - e.g., add r3, r4, #10
- □ C-code example: f = g + 10

add r7, r5, #10

ARM Arithmetic Instructions – special 2nd operand

- Format: second operand can be a shift
- □ C/C++
 - a = b >> 2;
 - c = d << 4;

- b = 01101110
- b = 00011011

ARM

dest src

- mov r3, r2, LSR #2
- mov r5, r4, LSL #4

What About Immediates Larger Than 8 Bits??

- Use rotate right 0, 2, ..30 option on immediate operands
 - e.g., add r3, r4, #FF ROR 8 (equals #FF000000)
 - Load constant from memory into a register, then use a register operand
- \Box C-code example: f = 0x104

add r7, r7, 0x41 ROR 30

0x041 (0b00001000001)

\$\sqrt{0x104 (0b000100000100)}\$




ARM Arithmetic Instructions - recap

•	add	dest, src1, src2imm	// add
•	adc	dest, src1, src2imm	// add with carry
•	mul	dest, src1, src2	// multiply
•	sub	dest, src1, src2imm	// sub src2imm from src1
•	sbc	dest, src1, src2imm	// sub src2imm from src1 with carry
•	rsb	dest, src1, src2imm	// sub src1 from src2imm
•	rsc	dest, src1, src2imm	// sub src1 from src2imm with carry
•	and	dest, src1, src2imm	// logical AND of bits
•	orr	dest, src1, src2imm	// logical OR of bits
•	eor	dest, src1, src2imm	// exclusive OR of bits
•	mov	dest, src1imm	// mov src1imm into dest
•	mov	dest, src1, LSL src2imm	// logical left shift src1 by src2imm
•	mov	dest, src1, LSR src2imm	// logical right shift src1 by src2imm
•	cmp	src1, src2imm	// compare src1 to src2imm & set PSR



Class Problem 2

Show the C and ARM assembly for extracting the value in bits 15:10 from a 32-bit integer variable



Want these bits

Remember each hex digit is 4 bits

ARM/SA

ARM Memory Instructions

- Supports <u>base + displacement</u> and <u>base + register</u> modes only
 - Base is a register
 - Offset is a 12-bit immediate, either positive or negative
- □ Format: 2 registers (dest, base) and 12-bit immediate (offset)
 - Example:

Idr r3, [r4, #1000] // load word Retrieves 32-bit value from memory location (r4 + 1000) and puts the result into r3

ARMISA

Load Instruction Sizes

How much data is retrieved from memory at the given address?

- Idr r3, [r4, #1000]
 - retrieve a word (32 bits) from address (r4+1000)
- Idrh r3, [r4, #1000]
 - retrieve a halfword (16 bits) from address (r4+1000)
- Idrb r3, [r4, #1000]
 - retrieve a byte (8 bits) from address (r4+1000)



Sign/Zero Extension

- Registers in ARM are 32 bits!
- So what happens when you load 8 or 16 bits?
 - Sign extend if the load is signed



Zero extend if the load is unsigned






ARM Memory Instructions - recap

- Load instructions
 - Idrsb \\ load byte signed (load 8 bits, sign extend)
 - Idrb \\ load byte unsigned (load 8 bits, zero extend)
 - Idrsh \\ load halfword (load 16 bits, sign extend)
 - Idrh \\ load halfword unsigned (load 16 bits, zero extend)
 - Idr \\ load word (load 32 bits, no extension)
- Store instructions (No sign/zero extension for stores)
 - strb r3, [r4, #1000] \\ store 8 LSBs of r3 to M[r4+1000]
 - strh r3, [r4, #1000] \\ store 16 LSBs of r3 to M[r4+1000]
 - str r3, [r4, #1000] \\ store all 32 bits of r3 to M[r4+1000]



Load Instruction in Action


□ Idrsb r3, [r4, #1000] // load signed byte
Retrieves 8-bit value from memory location (r4+1000) and puts the result into r3 (sign extended)






Load Instruction in Action – other example


Idrsb r3, [r4, #1000] // load signed byte Retrieves 8-bit value from memory location (r4+1000) and puts the result into r3 (sign extended)



Big Endian vs. Little Endian

- Endian-ness: ordering of bytes within a word
 - Little increasing numeric significance with increasing memory addresses
 - Big The opposite, most significant byte first
 - The Internet is big endian, x86 and ARM are little endian









Example Code Sequence

What is the final state of memory once you execute the following instruction sequence? (assume r0 has the value of 0)

ldr	r4, [r0, #100]
ldrsb	r3, [r0, #102]
str	r3, [r0, #100]
strb	r4, [r0, #102]









Example Code Sequence - insn 1

ldr	r4, [r0, #100]
ldrsb	r3, [r0, #102]
str	r3, [r0, #100]
strb	r4, [r0, #102]









Example Code Sequence – insn 2

ldr	r4, [r0, #100]
ldrsb	r3, [r0, #102]
str	r3, [r0, #100]
strb	r4, [r0, #102]









Example Code Sequence – insn 3

ldr	r4, [r0, #100]
ldrsb	r3, [r0, #102]
str	r3, [r0, #100]
strb	r4, [r0, #102]









Example Code Sequence – insn 4

ldr	r4, [r0, #100]
ldrsb	r3, [r0, #102]
str	r3, [r0, #100]
strb	r4, [r0, #102]









Class Problem 3

What is the final state of memory once you execute the following instruction sequence? (assume r0 has the value of 0)







Class Problem 3

What is the final state of memory once you execute the following instruction sequence? (assume r0 has the value of 0)

ldrh ldrb	r3, [r0, #100] r4, [r0, #102]
str	r3, [r0, #100]
strh	r4, [r0, #102]

