

Task 1

```
27      #5 operation = 4'b1100; // SRL
28      #5 operation = 4'b1110; // SRA
29      #5 operation = 4'b0000; // AND
30      #5 operation = 4'b0001; // OR
31      #5 operation = 4'b0011; // XOR
32      #5 operation = 4'b1000; // EQ
33      #5 operation = 4'b1001; // NEQ
34      #5 operation = 4'b1010; // LT
35      #5 operation = 4'b1011; // GEQ
36
37      // Modify A and B for second test case (Signed Arithmetic)
38      A = 10; B = 5;
39      operation = 4'b0010; // ADD
40      #5 operation = 4'b0110; // SUB
41
42      // Wait and finish simulation
43      #10 $finish;
```

```
1  `timescale 1ns / 1ps
2
3  module alu (
4      input [31:0] A,
5      input [31:0] B,
6      input [3:0] operation,
7      output reg signed [31:0] ALUResult
8  );
9
10 always @(*) begin
11     case (operation)
12         4'b0010: ALUResult = A + B; // ADD
13         4'b0110: ALUResult = A - B; // SUB
14         4'b0111: ALUResult = A * B; // MUL
15         4'b1111: ALUResult = A / B; // DIV
16         4'b0100: ALUResult = A << B; // SLL
17         4'b1100: ALUResult = A >> B; // SRL
18         4'b1110: ALUResult = A >>> B; // SRA
```

Log Share

[2025-02-26 20:04:51 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

Time	A	B	OpCode	ALUResult
0	-12	-5	0000	-16
5000	-12	-5	0010	-17
10000	-12	-5	0110	-7
15000	-12	-5	0111	60
20000	-12	-5	1111	0
25000	-12	-5	0100	0
30000	-12	-5	1100	0
35000	-12	-5	1110	0
40000	-12	-5	0000	-16
45000	-12	-5	0001	-1
50000	-12	-5	0011	15
55000	-12	-5	1000	0
60000	-12	-5	1001	1
65000	-12	-5	1010	1
70000	10	5	0010	15
75000	10	5	0110	5

testbench.sv:43: \$finish called at 85000 (1ps)

Done

Task 2

```
27      #5 operation = 4'b1100; // SRL
28      #5 operation = 4'b1110; // SRA
29      #5 operation = 4'b0000; // AND
30      #5 operation = 4'b0001; // OR
31      #5 operation = 4'b0011; // XOR
32      #5 operation = 4'b1000; // EQ
33      #5 operation = 4'b1001; // NEQ
34      #5 operation = 4'b1010; // LT
35      #5 operation = 4'b1011; // GEQ
36
37      // Modify A and B for second test case (Signed Arithmetic)
38      A = 10; B = -5;
39      operation = 4'b0010; // ADD
40      #5 operation = 4'b0110; // SUB
41
42      // Wait and finish simulation
43      #10 $finish;
```

```
1  `timescale 1ns / 1ps
2
3  module alu (
4      input [31:0] A,
5      input [31:0] B,
6      input [3:0] operation,
7      output reg signed [31:0] ALUResult
8  );
9
10 always @(*) begin
11     case (operation)
12         4'b0010: ALUResult = A + B; // ADD
13         4'b0110: ALUResult = A - B; // SUB
14         4'b0111: ALUResult = A * B; // MUL
15         4'b1111: ALUResult = A / B; // DIV
16         4'b0100: ALUResult = A << B; // SLL
17         4'b1100: ALUResult = A >> B; // SRL
18         4'b1110: ALUResult = A >>> B; // SRA
```

Log Share

[2025-02-26 20:06:29 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

Time	A	B	OpCode	ALUResult
0	-12	-5	0000	-16
5000	-12	-5	0010	-17
10000	-12	-5	0110	-7
15000	-12	-5	0111	60
20000	-12	-5	1111	0
25000	-12	-5	0100	0
30000	-12	-5	1100	0
35000	-12	-5	1110	0
40000	-12	-5	0000	-16
45000	-12	-5	0001	-1
50000	-12	-5	0011	15
55000	-12	-5	1000	0
60000	-12	-5	1001	1
65000	-12	-5	1010	1
70000	10	-5	0010	5
75000	10	-5	0110	15

testbench.sv:43: \$finish called at 85000 (1ps)

Done

Task 3

```
1 `timescale 1ns / 1ps
2
3 module alu_testbench();
4   reg [31:0] A;
5   reg signed [31:0] B;
6   reg [3:0] operation;
7   wire signed [31:0] ALUResult;
8
9   // Instantiate the ALU module
10  alu uut (.A(A), .B(B), .operation(operation),
11          .ALUResult(ALUResult));
12
13  initial begin
14    // Display header for readability
15    $display("Time | A | B | OpCode | ALUResult");
16    $display("-----");
17  end
```

```
1 `timescale 1ns / 1ps
2
3 module alu (
4   input [31:0] A,
5   input [31:0] B,
6   input [3:0] operation,
7   output reg signed [31:0] ALUResult
8 );
9
10 always @(*) begin
11   case (operation)
12     4'b0010: ALUResult = A + B; // ADD
13     4'b0110: ALUResult = A - B; // SUB
14     4'b0111: ALUResult = A * B; // MUL
15     4'b1111: ALUResult = A / B; // DIV
16     4'b0100: ALUResult = A << B; // SLL
17     4'b1100: ALUResult = A >> B; // SRL
18     4'b1110: ALUResult = A >>> B; // SRA
19   end
```

Log Share

[2025-02-26 20:08:16 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

Time	A	B	OpCode	ALUResult
0	4294967284	-5	0000	-16
5000	4294967284	-5	0010	-17
10000	4294967284	-5	0110	-7
15000	4294967284	-5	0111	60
20000	4294967284	-5	1111	0
25000	4294967284	-5	0100	0
30000	4294967284	-5	1100	0
35000	4294967284	-5	1110	0
40000	4294967284	-5	0000	-16
45000	4294967284	-5	0001	-1
50000	4294967284	-5	0011	15
55000	4294967284	-5	1000	0
60000	4294967284	-5	1001	1
65000	4294967284	-5	1010	1
70000	10	-5	0010	5
75000	10	-5	0110	15

testbench.sv:43: \$finish called at 85000 (1ps)

Done

Task 4

```
1 `timescale 1ns / 1ps
2
3 module alu_testbench();
4   reg [31:0] A;
5   reg [31:0] B;
6   reg [3:0] operation;
7   wire signed [31:0] ALUResult;
8
9   // Instantiate the ALU module
10  alu uut (.A(A), .B(B), .operation(operation),
11          .ALUResult(ALUResult));
12
13  initial begin
14    // Display header for readability
15    $display("Time | A | B | OpCode | ALUResult");
16    $display("-----");
17  end
```

```
1 `timescale 1ns / 1ps
2
3 module alu (
4   input [31:0] A,
5   input [31:0] B,
6   input [3:0] operation,
7   output reg signed [31:0] ALUResult
8 );
9
10 always @(*) begin
11   case (operation)
12     4'b0010: ALUResult = A + B; // ADD
13     4'b0110: ALUResult = A - B; // SUB
14     4'b0111: ALUResult = A * B; // MUL
15     4'b1111: ALUResult = A / B; // DIV
16     4'b0100: ALUResult = A << B; // SLL
17     4'b1100: ALUResult = A >> B; // SRL
18     4'b1110: ALUResult = A >>> B; // SRA
19   end
```

Log Share

[2025-02-26 20:09:07 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

Time	A	B	OpCode	ALUResult
0	4294967284	4294967291	0000	-16
5000	4294967284	4294967291	0010	-17
10000	4294967284	4294967291	0110	-7
15000	4294967284	4294967291	0111	60
20000	4294967284	4294967291	1111	0
25000	4294967284	4294967291	0100	0
30000	4294967284	4294967291	1100	0
35000	4294967284	4294967291	1110	0
40000	4294967284	4294967291	0000	-16
45000	4294967284	4294967291	0001	-1
50000	4294967284	4294967291	0011	15
55000	4294967284	4294967291	1000	0
60000	4294967284	4294967291	1001	1
65000	4294967284	4294967291	1010	1
70000	10	4294967291	0010	5
75000	10	4294967291	0110	15

testbench.sv:43: \$finish called at 85000 (1ps)

Done