

CDA 4203L

Computer System Design Lab

Lab 2 Report

Verilog Based ALU Design

Today's Date:	Feb 12, 2025
Your Name:	Claude Watson
Your U Number:	U72087839
No. of Hours Spent:	10
Exercise Difficulty: (Easy, Average, Hard)	Average
Any Other Feedback:	N/A

Problem 1: ALU Behavioral Verilog

```
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module ALU_behavioral(sel, A, B, Y);
22   input [3:0] A;
23   input [3:0] B;
24   input [1:0] sel;
25   output reg [3:0] Y;
26
27   always @(sel or A or B) begin
28
29       case(sel)
30           2'b00: Y = ~A;
31           2'b01: Y = A + B;
32           2'b10: Y = A - B;
33           2'b11: Y = 2 * A;
34       endcase
35   end
36
37 endmodule
38
```

Problem 1: Verilog Test Bench

```
42
43 initial begin
44
45     //initially setting A and B to 0
46     A = 4'b0000; B = 4'b0000; #100;
47
48     // inversion
49     A = 4'b1010; B = 4'b0000; sel = 2'b00;
50     #100;
51     A = 4'b1001; B = 4'b0000; sel = 2'b00;
52     #100;
53
54     // addition
55     A = 4'b0100; B = 4'b0011; sel = 2'b01;
56     #100;
57     A = 4'b0001; B = 4'b0010; sel = 2'b01;
58     #100;
59
60     // subtraction
61     A = 4'b0111; B = 4'b0001; sel = 2'b10;
62     #100;
63     A = 4'b0101; B = 4'b0101; sel = 2'b10;
64     #100;
65
66     // double
67     A = 4'b0010; B = 4'b0000; sel = 2'b11;
68     #100;
69     A = 4'b0011; B = 4'b0000; sel = 2'b11;
70     #100;
71
72 end
73
74
```

I


Problem 1: Simulation Waveforms (add as many pages as you need).

Inversion:

```

42
43  initial begin
44
45      //initially setting A and B to 0
46      A = 4'b0000; B = 4'b0000; #100;
47
48      // inversion
49      A = 4'b1010; B = 4'b0000; sel = 2'b00;
50      #100;
51      A = 4'b1001; B = 4'b0000; sel = 2'b00;
52      #100;
53
54      // addition
55      //A = 4'b0100; B = 4'b0011; sel = 2'b01;
56      //#100;
57      //A = 4'b0001; B = 4'b0010; sel = 2'b01;
58      //#100;
59
60      // subtraction
61      //A = 4'b0111; B = 4'b0001; sel = 2'b10;
62      //#100;
63      //A = 4'b0101; B = 4'b0101; sel = 2'b10;
64      //#100;
65
66      // double
67      //A = 4'b0010; B = 4'b0000; sel = 2'b11;
68      //#100;
69      //A = 4'b0011; B = 4'b0000; sel = 2'b11;
70      //#100;
71
72  end
73

```




Addition:

```

42
43   initial begin
44
45       //initially setting A and B to 0
46       A = 4'b0000; B = 4'b0000; #100;
47
48       // inversion
49       //A = 4'b1010; B = 4'b0000; sel = 2'b00;
50       // #100;
51       //A = 4'b1001; B = 4'b0000; sel = 2'b00;
52       // #100;
53
54       // addition
55       A = 4'b0100; B = 4'b0011; sel = 2'b01;
56       #100;
57       A = 4'b0001; B = 4'b0010; sel = 2'b01;
58       #100;
59
60       // subtraction
61       //A = 4'b0111; B = 4'b0001; sel = 2'b10;
62       // #100;
63       //A = 4'b0101; B = 4'b0101; sel = 2'b10;
64       // #100;
65
66       // double
67       //A = 4'b0010; B = 4'b0000; sel = 2'b11;
68       // #100;
69       //A = 4'b0011; B = 4'b0000; sel = 2'b11;
70       // #100;
71
72
73   end

```




Subtraction:

```


42
43     initial begin
44
45         //initially setting A and B to 0
46         A = 4'b0000; B = 4'b0000; #100;
47
48         // inversion
49         //A = 4'b1010; B = 4'b0000; sel = 2'b00;
50         // #100;
51         //A = 4'b1001; B = 4'b0000; sel = 2'b00;
52         // #100;
53
54         // addition
55         //A = 4'b0100; B = 4'b0011; sel = 2'b01;
56         // #100;
57         //A = 4'b0001; B = 4'b0010; sel = 2'b01;
58         // #100;
59
60         // subtraction
61         A = 4'b0111; B = 4'b0001; sel = 2'b10;
62         #100;
63         A = 4'b0101; B = 4'b0101; sel = 2'b10;
64         #100;
65
66         // double
67         //A = 4'b0010; B = 4'b0000; sel = 2'b11;
68         // #100;
69         //A = 4'b0011; B = 4'b0000; sel = 2'b11;
70         // #100;
71
72     end
73

```



Double:

```
42
43   initial begin
44
45       //initially setting A and B to 0
46       A = 4'b0000; B = 4'b0000; #100;
47
48       // inversion
49       //A = 4'b1010; B = 4'b0000; sel = 2'b00;
50       // #100;
51       //A = 4'b1001; B = 4'b0000; sel = 2'b00;
52       // #100;
53
54       // addition
55       //A = 4'b0100; B = 4'b0011; sel = 2'b01;
56       // #100;
57       //A = 4'b0001; B = 4'b0010; sel = 2'b01;
58       // #100;
59
60       // subtraction
61       //A = 4'b0111; B = 4'b0001; sel = 2'b10;
62       // #100;
63       //A = 4'b0101; B = 4'b0101; sel = 2'b10;
64       // #100;
65
66       // double=
67       A = 4'b0010; B = 4'b0000; sel = 2'b11;
68       #100;
69       A = 4'b0011; B = 4'b0000; sel = 2'b11;
70       #100;
71
72
73   end
```



Problem 2: Behavioral Components (insert 1 page per component)

4bit inverter:

```
module NOT4 (A, Y);  
    input [3:0] A;  
    output [3:0] Y;  
    assign Y = ~A;  
  
endmodule
```


4bit Fulladder:

```
module fullAdder_4(A, B, cin, Y, cout);  
  
    input [3:0] A, B;  
    input cin;  
    output [3:0] Y;  
    output cout;  
  
    wire [4:0] sum;  
    assign sum = A + B + cin; // adds A, B and Cin  
    assign Y = sum[3:0]; // stores the first 4bits into Y  
    assign cout = sum[4]; // stores the overflow into cout  
  
endmodule
```

4bit 2to1 MUX:

```
module mux_2to1_4(A, B, sel, mux_out);  
  
    input[3:0] A, B;  
    input sel;  
    output reg [3:0] mux_out;  
  
    always @(A or B or sel) begin  
        case(sel)  
            1'b0: mux_out = A;  
            1'b1: mux_out = B;  
            default: mux_out = 4'b0000;  
        endcase  
    end  
  
endmodule
```

Problem 2: ALU Structural Verilog (Use as many pages as needed.)

```

63 module ALU_components(A, B, sel, Y);
64
65     input [3:0] A, B;
66     input [1:0] sel;
67     output [3:0] Y;
68
69     wire [3:0] NOT_out; // wire to hold the inversion output (4bits)
70
71     NOT4 not_result (
72         .A(A),
73         .Y(NOT_out)
74     );
75
76
77     wire [3:0] fulladder_out;
78     wire coutadd;
79
80     fulladder_4 fulladder (
81         .A(A),
82         .B(B),
83         .cin(1'b0),
84         .Y(fulladder_out),
85         .cout(coutadd)
86     );
87
88
89     wire [3:0] fullsubtractor_out;
90
91     wire [3:0] fullsubtractor_out;
92     wire coutsub;
93     wire [3:0] inv_B;
94
95     assign inv_B = ~B;
96
97     fulladder_4 fullsubtractor_instance ( // FIX: Different instance
98         .A(A),
99         .B(inv_B),
100        .cin(1'b1),
101        .Y(fullsubtractor_out),
102        .cout(coutsub)
103    );
104
105
106    wire [3:0] doubler;
107
108    assign doubler = A<<1;
109
110
111    wire [3:0] mux1_out, mux2_out;
112
113    mux_2to1_4 mux1 (
114        .A(NOT_out),
115        .B(fulladder_out),
116        .sel(sel[0]),
117        .mux_out(mux1_out)
118    );
119
120
121    mux_2to1_4 mux2 (
122        .A(fullsubtractor_out),
123        .B(doubler),
124        .sel(sel[0]),
125        .mux_out(mux2_out)
126    );
127
128
129    mux_2to1_4 mux3 (
130        .A(mux1_out),
131        .B(mux2_out),
132        .sel(sel[1]),
133        .mux_out(Y)
134    );
135
136 endmodule

```


Problem 2: Verilog Test Bench

```
1 module ALU_components_testbench;
2
3     // Inputs
4     reg [3:0] A;
5     reg [3:0] B;
6     reg [1:0] sel;
7
8     // Outputs
9     wire [3:0] Y;
10
11     // Instantiate the Unit Under Test (UUT)
12     ALU_components uut (
13         .A(A),
14         .B(B),
15         .sel(sel),
16         .Y(Y)
17     );
18
19     initial begin
20         // Test case 1: NOT operation (sel = 00)
21         A = 4'b1100; B = 4'b0000; sel = 2'b00;
22         #100;
23         A = 4'b1010; B = 4'b0000; sel = 2'b00;
24         #100;
25
26         // Test case 2: Addition (sel = 01)
27         A = 4'b0011; B = 4'b0101; sel = 2'b01;
28         #100;
29         A = 4'b1001; B = 4'b0110; sel = 2'b01;
30         #100;
31
32         // Test case 3: Subtraction (sel = 10)
33         A = 4'b0110; B = 4'b0011; sel = 2'b10;
34         #100;
35         A = 4'b1100; B = 4'b0100; sel = 2'b10;
36         #100;
37
38         // Test case 4: Doubling (sel = 11)
39         A = 4'b0011; B = 4'b0000; sel = 2'b11;
40         #100;
41         A = 4'b0101; B = 4'b0000; sel = 2'b11;
42         #100;
43
44     end
45
46 endmodule
```

Problem 2: Simulation Results


Invert:

```
18
19     initial begin
20         // Test case 1: NOT operation (sel = 00)
21         A = 4'b1100; B = 4'b0000; sel = 2'b00;
22         #100;
23         A = 4'b1010; B = 4'b0000; sel = 2'b00;
24         #100;
```



Addition:

```
18
19     initial begin
20         /*// Test case 1: NOT operation (sel = 00)
21         A = 4'b1100; B = 4'b0000; sel = 2'b00;
22         #100;
23         A = 4'b1010; B = 4'b0000; sel = 2'b00;
24         #100;*/
25
26         // Test case 2: Addition (sel = 01)
27         A = 4'b0011; B = 4'b0101; sel = 2'b01;
28         #100;
29         A = 4'b1001; B = 4'b0110; sel = 2'b01;
30         #100;
```




Subtraction:

```

31
32     // Test case 3: Subtraction (sel = 10)
33     A = 4'b0110; B = 4'b0011; sel = 2'b10;
34     #100;
35     A = 4'b1100; B = 4'b0100; sel = 2'b10;
36     #100;
37
38 //     // Test case 4: Doubling (sel = 11)
39 //     A = 4'b0011; B = 4'b0000; sel = 2'b11;
40 //     #100;
41 //     A = 4'b0101; B = 4'b0000; sel = 2'b11;
42 //     #100;
43
44     end
45

```



Double:

```
37
38 // Test case 4: Doubling (sel = 11)
39 A = 4'b0011; B = 4'b0000; sel = 2'b11;
40 #100;
41 A = 4'b0101; B = 4'b0000; sel = 2'b11;
42 #100;
43
44 end
45
```

