

# CDA 4203L

## Computer System Design Lab


### Lab 5 Report

### GCD FSM and Datapath


Today's Date:	4/4/2025
Team Members:	Brielle Ashmeade
	Claude Watson
	Tanisha Dutta
Work Distribution:	Briefly explain the tasks completed by each team member Question 1 – Brielle, Tanisha Question 2 - Claude
No. of Hours Spent:	5+
Exercise Difficulty: (Easy, Average, Hard)	Average
Any Other Feedback:	N/A

1. Show the state diagram of your GCD controller and behavioral components in the data path. Draw the FSMD and show the inputs/outputs. Briefly explain how the design works. *Use as many pages as needed.*

### State Diagram:



### FSMD Block Diagram:



### Brief Discussion of the Design:

This design calculates the Greatest Common Divisor (GCD) of two positive integers using the Euclidean Algorithm. The system is composed of two main parts -

1. FSM Controller – Handles the control logic of the program
2. Datapath – Performs arithmetic operations

Step-by-step process of the design works:

1. Idle State: Controller waits for a start signal. Inputs x and y are stable during this time. Inputs x and y are stable during this time.
2. Load State: When start = 1, the finite state machines transitions to the Load state and loads inputs into registers X and Y
3. Check State: The finite state diagram checks the values of X and Y:
  - a. If  $X > Y \Rightarrow$  Subtract Y from X ( $X = X - Y$ )
  - b. If  $Y > X \Rightarrow$  Subtract X from Y ( $Y = Y - X$ )
  - c. If  $X == Y \Rightarrow$  Move to the done state
4. Subtract State: Based on the comparison of X and Y, the appropriate subtraction is performed, and the result is loaded back into the correct register. The FSM then goes back into the Compare state.
5. Done State: When  $A == B$ , the GCD is found. The FSM moves into the done signal, and the result is the output of GCD.

2. Include the Verilog code of (a) data path components (Register (DFF), not-equal, less-than, subtractor, MUX, etc.); behavioral Verilog code of (b) FSM; (c) Your top level entity instantiating these two, (d) Testbench; and (e) Simulation waveforms. *Use as many pages as needed.*

a). Datapath components:

i. Subtractor:

```
module subtractor (
    input  [3:0] A, B,
    output [3:0] Y
);
    assign Y = A - B;
endmodule
```

ii. Mux2-1:

```
module mux2 (
    input  [3:0] A, B,
    input  sel,
    output [3:0] Y
);
    assign Y = sel ? B : A;
endmodule
```

iii. Register:

```
module register (
    input clk,
    input reset,
    input enable,
    input [3:0] D,
    output reg [3:0] Q
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            Q <= 0;
        else if (enable)
            Q <= D;
    end
endmodule
```

iv. Not Equal:

```
module neq (
    input  [3:0] X, Y,
    output x_neq_y
);
    assign x_neq_y = (X != Y);
endmodule
```

v. Less Than:

```

module less_than (
    input [3:0] X, Y,
    output x_lt_y
);
    assign x_lt_y = (X < Y);
endmodule

```

b). FSM:

```

21 module controlpath (
22     input clk,
23     input reset,
24     input go_i,
25     input neq, lt,
26     output reg load_x, load_y,
27     output reg sel_x, sel_y,
28     output reg done
29 );
30
31     localparam IDLE = 0, LOAD = 1, CHECK = 2,
32     SUB_Y = 3, SUB_X = 4, DONE = 5;
33     reg [2:0] state, next;
34
35     always @(posedge clk or posedge reset) begin
36         if (reset)
37             state <= IDLE;
38         else
39             state <= next;
40     end
41
42     always @(*) begin
43         case(state)
44             IDLE:    next = (go_i) ? LOAD : IDLE;
45             LOAD:    next = CHECK;
46             CHECK:   next = (neq ? (lt ? SUB_Y : SUB_X) : DONE);

```

```

47         SUB_Y: next = CHECK;
48         SUB_X: next = CHECK;
49         DONE: next = DONE;
50         default: next = IDLE;
51     endcase
52 end
53
54 always @(*) begin
55     load_x = 0; load_y = 0;
56     sel_x = 0; sel_y = 0;
57     done = 0;
58     case(state)
59         LOAD: begin
60             load_x = 1; sel_x = 1;
61             load_y = 1; sel_y = 1;
62         end
63         SUB_Y: begin
64             load_y = 1; sel_y = 0;
65         end
66         SUB_X: begin
67             load_x = 1; sel_x = 0;
68         end
69         DONE: begin
70             done = 1;
71         end
72     endcase
73 end
74 endmodule

```

c). Top-Level Entity:

```
module GCD_top (  
    input clk, reset, go_i,  
    input [3:0] x_i, y_i,  
    output [3:0] d_o,  
    output done  
);  
    wire load_x, load_y, sel_x, sel_y, neq, lt;  
  
    controlpath ctrl (  
        .clk(clk), .reset(reset), .go_i(go_i),  
        .neq(neq), .lt(lt),  
        .load_x(load_x), .load_y(load_y),  
        .sel_x(sel_x), .sel_y(sel_y),  
        .done(done)  
    );  
  
    datapath dp (  
        .clk(clk), .reset(reset),  
        .x_i(x_i), .y_i(y_i),  
        .load_x(load_x), .load_y(load_y),  
        .sel_x(sel_x), .sel_y(sel_y),  
        .d_o(d_o), .neq(neq), .lt(lt)  
    );  
endmodule
```

d). Testbench:

```
21 module testbench;  
22     reg clk = 0, reset = 1, go_i = 0;  
23     reg [3:0] x_i, y_i;  
24     wire [3:0] d_o;  
25     wire done;  
26  
27     // Instantiate top-level GCD module  
28     GCD_top uut (  
29         .clk(clk),  
30         .reset(reset),  
31         .go_i(go_i),  
32         .x_i(x_i),  
33         .y_i(y_i),  
34         .d_o(d_o),  
35         .done(done)  
36     );  
37  
38     // Generate 5ns clock  
39     always #5 clk = ~clk;  
40
```

```

41         // Initial reset
42         #10 reset = 0;
43
44         // test 1: 12 & 8, GCD = 4
45         x_i = 4'd12;
46         y_i = 4'd8;
47         go_i = 1; #10; go_i = 0;
48         wait(done); #20;
49
50         reset = 1; #10; reset = 0; // Reset for next case
51
52         // test 2: 9 & 6, GCD = 3
53         x_i = 4'd9;
54         y_i = 4'd6;
55         go_i = 1; #10; go_i = 0;
56         wait(done); #20;
57
58         reset = 1; #10; reset = 0;
59
60         // test 3: 15 & 15, GCD = 15
61         x_i = 4'd15;
62         y_i = 4'd15;
63         go_i = 1; #10; go_i = 0;
64         wait(done); #20;
65
66         reset = 1; #10; reset = 0;
67
68         // test 4: 7 & 3, GCD = 1
69         x_i = 4'd7;
70         y_i = 4'd3;
71         go_i = 1; #10; go_i = 0;
72         wait(done); #20;
73
74         $stop;
75     end
76 endmodule

```



e). Simulation Waveform:

