
# CDA 4203L Computer System Design Lab

# Lab 5 Report GCD FSM and Datapath


Today's Date:	4/4/2025
	Brielle Ashmeade
Team Members:	Claude Watson
	Tanisha Dutta
Work Distribution:	Briefly explain the tasks completed by each team member  Question 1 – Brielle, Tanisha  Question 2 - Claude
No. of Hours Spent:	5+
Exercise Difficulty: (Easy, Average, Hard)	Average
Any Other Feedback:	N/A

1. Show the state diagram of your GCD controller and behavioral components in the data path. Draw the FSMD and show the inputs/outputs. Briefly explain how the design works. *Use as many pages as needed*.

### **State Diagram:**



### FSMD Block Diagram:



## **Brief Discussion of the Design:**

This design calculates the Greatest Common Divisor (GCD) of two positive integers using the Euclidean Algorithm. The system is composed of two main parts -

- 1. FSM Controller Handles the control logic of the program
- 2. Datapath Performs arithmetic operations

Step-by-step process of the design works:

- 1. Idle State: Controller waits for a start signal. Inputs x and y are stable during this time. Inputs x and y are stable during this time.
- 2. Load State: When start = 1, the finite state machines transitions to the Load state and loads inputs into registers X and Y
- 3. Check State: The finite state diagram checks the values of X and Y:
  - a. If X > Y =>Subtract Yfrom X(X = X Y)
  - b. If Y > X => Subtract X from Y (Y = Y X)
  - c. If X == Y => Move to the done state
- 4. Subtract State: Based on the comparison of X and Y, the appropriate subtraction is performed, and the result is loaded back into the correct register. The FSM then goes back into the Compare state.
- 5. Done State: When A == B, the GCD is found. The FSM moves into the done signal, and the result is the output of GCD.

- 2. Include the Verilog code of (a) data path components (Register (DFF), not-equal, less-than, subtractor, MUX, etc.); behavioral Verilog code of (b) FSM; (c) Your top level entity instantiating these two, (d) Testbench; and (e) Simulation waveforms. *Use as many pages as needed*.
- a). Datapath components:
  - i. Subtractor:

```
module subtractor (
    input [3:0] A, B,
    output [3:0] Y
);
    assign Y = A - B;
endmodule
```

ii. Mux2-1:

```
module mux2 (
    input [3:0] A, B,
    input sel,
    output [3:0] Y
);
    assign Y = sel ? B : A;
endmodule [
```

iii. Register:

```
module register (
    input clk,
    input reset,
    input enable,
    input [3:0] D,
    output reg [3:0] Q
);
    always @(posedge clk or posedge reset) begin
        if (reset)
        Q <= 0;
        else if (enable)
        Q <= D;
    end
endmodule</pre>
```

iv. Not Equal:

```
module neq (
    input [3:0] X, Y,
    output x_neq_y
);
    assign x_neq_y = (X != Y);
endmodule
```

v. Less Than:

```
module less_than (
    input [3:0] X, Y,
    output x_lt_y
);
    assign x_lt_y = (X < Y);
endmodule</pre>
```

#### b). FSM:

```
21 module controlpath (
22
      input clk,
23
       input reset,
24
       input go_i,
25
       input neq, 1t,
26
       output reg load_x, load_y,
       output reg sel_x, sel_y,
27
28
       output reg done
29 );
30
31
       localparam IDLE = 0, LOAD = 1, CHECK = 2,
32
        SUB_Y = 3, SUB_X = 4, DONE = 5;
33
        reg [2:0] state, next;
34
35
        always @(posedge clk or posedge reset) begin
           if (reset)
36
               state <= IDLE;
37
38
               state <= next;
39
       end
40
41
       always @(*) begin
42
43
           case(state)
               IDLE: next = (go_i) ? LOAD : IDLE;
44
45
               LOAD: next = CHECK;
               CHECK: next = (neq ? (lt ? SUB_Y : SUB_X) : DONE);
46
```

```
47
              SUB_Y: next = CHECK;
48
               SUB_X: next = CHECK;
               DONE: next = DONE;
49
50
               default: next = IDLE;
51
           endcase
52
       end
53
        always @(*) begin
54
           load_x = 0; load_y = 0;
55
           sel_x = 0; sel_y = 0;
56
57
           done = 0;
           case(state)
58
               LOAD: begin
59
                load_x = 1; sel_x = 1;
60
                  load_y = 1; sel_y = 1;
61
62
               end
63
               SUB_Y: begin
64
               load_y = 1; sel_y = 0;
65
               SUB_X: begin
66
                load_x = 1; sel_x = 0;
67
68
69
               DONE: begin
               done = 1;
70
71
72
           endcase
       end
73
74 endmodule
```

#### c). Top-Level Entity:

```
module GCD_top (
    input clk, reset, go_i,
    input [3:0] x_i, y_i,
    output [3:0] d_o,
    output done
);
    wire load_x, load_y, sel_x, sel_y, neq, lt;
    controlpath ctrl (
        .clk(clk), .reset(reset), .go_i(go_i),
        .neq(neq), .lt(lt),
        .load_x(load_x), .load_y(load_y),
        .sel_x(sel_x), .sel_y(sel_y),
        .done(done)
    );
    datapath dp (
        .clk(clk), .reset(reset),
        .x_i(x_i), .y_i(y_i),
        .load_x(load_x), .load_y(load_y),
        .sel_x(sel_x), .sel_y(sel_y),
        .d_o(d_o), .neq(neq), .1t(1t)
    );
endmodule
```

#### d). Testbench:

```
21
    module testbench;
        reg clk = 0, reset = 1, go_i = 0;
22
        reg [3:0] x_i, y_i;
23
24
        wire [3:0] d_o;
        wire done;
25
26
        // Instantiate top-level GCD module
27
        GCD_top uut (
28
             .clk(clk),
29
             .reset(reset),
30
             .go_i(go_i),
31
             .x_i(x_i),
32
             .y_i(y_i),
33
34
             .d_o(d_o),
             .done(done)
35
        );
36
37
        // Generate 5ns clock
38
        always #5 clk = ~clk;
39
40
```

```
// Initial reset
41
             #10 reset = 0;
42
43
             // test 1: 12 & 8, GCD = 4
44
             x_i = 4'd12;
45
             y_i = 4'd8;
46
             go_i = 1; #10; go_i = 0;
47
             wait (done); #20;
48
49
             reset = 1; #10; reset = 0; // Reset for next case
50
51
             // test 2: 9 & 6, GCD = 3
52
             x_i = 4'd9;
53
             y_i = 4'd6;
54
             go_i = 1; #10; go_i = 0;
55
             wait (done); #20;
56
57
             reset = 1; #10; reset = 0;
58
59
             // test 3: 15 & 15, GCD = 15
60
             x_i = 4'd15;
61
             y_i = 4'd15;
62
             go_i = 1; #10; go_i = 0;
63
             wait (done); #20;
64
65
            reset = 1; #10; reset = 0;
66
         \mathbb{I}
67
             // test 4: 7 & 3, GCD = 1
68
             x_i = 4'd7;
69
             y_i = 4'd3;
70
             go_i = 1; #10; go_i = 0;
71
             wait (done); #20;
72
73
             $stop;
74
75
         end
76 endmodule
```

# e). Simulation Waveform:

