

### **Control Signals for Exceptions and Interrupts**

**LD\_PSR** - allows the PSR register to be loaded from the BUS

**CLR\_PSR\_MSB** - will clear bit 15 of the PSR

**LD\_USP** - allows the USP register to be loaded from R6

**LD\_SSP** - allows the SSP register to be loaded from R6

**LD\_VECTOR** - allows the VECTOR register to be loaded from INTV or EXCV

**LD\_FOLLOW\_STATE** - allows the FOLLOW\_STATE register to be loaded from state's J bits

**CLR\_INT** - sets the INTV and INT\_FLAG registers to 0

**CLR\_EXC** - sets the EXCV and EXC\_FLAG registers to 0

**REGMUX** - three bit select signal that loads a specified register in the register file with following cases:

- 0 - BUS
- 1 - (R6 - 2)
- 2 - (R6 + 2)
- 3 - USP
- 4 - (SSP - 2)

**INT\_ACK** - similar to the COND bits, will determine the next state for state 37.

If INT\_FLAG == 0, next state = 33 (x21).

If INT\_FLAG == 1, next state = 41 (x29).

(see microsequencer).

**GateVECTOR** - allows (x200 + LSHF(VECTOR,1)) to be gated onto the BUS

**GatePSR** - allows the PSR register to be gated onto the BUS

**Check\_EXC** - for state 36, selects between MUX(J bits, 0,0,IR[15:12]) and MUX(FOLLOW\_STATE, MUX(J bits, 0,0,IR[15:12])). (see microsequencer).

**PASSAMUX** - one bit select signal that sets ALU value A with following cases:

- 0 - SR1 register
- 1 - R6

### **Control Signals for Virtual Memory**

**LD\_VA** - allows the VA register to be loaded from the BUS

**LD\_PA** - allows the PA register to be loaded like so:

PA[8:0]  $\leftarrow$  VA[8:0]

PA[13:9]  $\leftarrow$  PTE[13:9]

PA[15:14]  $\leftarrow$  0

Since the PA is formed in the state with this control signal set, LD\_PA indicates that checks for protection and page fault exceptions need to be carried out as well.

**LD\_PTE** - allows the PTE register to be loaded. PTE is either loaded with the MDR, or bits 1 and 0 are set depending on the Check\_MOD\_BIT signal.

**LD\_MOD\_BIT** - if set to 1, sets the MODIFY\_BIT register to 1

**GateMAR** - allows the MAR register to be gated onto the BUS

**Check\_MOD\_BIT** - determines what will be latched into the PTE, MODIFY\_BIT, and TRAP\_BIT registers with following cases:

0 - PTE  $\leftarrow$  MDR

1 - PTE[0]  $\leftarrow$  1

PTE[1]  $\leftarrow$  MODIFY\_BIT

MODIFY\_BIT  $\leftarrow$  0

TRAP\_BIT  $\leftarrow$  0

**GatePTE** - allows the PTE register to be gated onto the BUS

**LD\_MEM\_FOLLOW\_STATE** - allows the MEM\_FOLLOW\_STATE register to be loaded from state's J bits

**GOTO\_MFS** - if set to 1, the next state will be the current value of the MEM\_FOLLOW\_STATE register. It also indicates that the MDR needs to be loaded from the MDR\_TEMP register.

**TRAP** - if set to 1, indicates that the current instruction being processed is a TRAP instruction, and sets the TRAP\_BIT register to 1.

**LD\_MDR\_TEMP** - allows the MDR\_TEMP register to be loaded from the MDR

**SAVE\_PC** - allows the SAVED\_PC register to be loaded from the PC

**MARMUX1, MARMUX0** - 2-bit select signal that will select values to be gated onto the BUS and eventually loaded into the MAR with the following cases:

0 - LSHF(ZEXT[IR[7:0]],1)

1 - ADDER

2 - {PTBR[15:8],LSHF(VA[15:9],1)}

3 - PA

### **New Datapath Structures**

- Extended drawing of PSR register to include privilege bit and supporting logic
- PASSAMUX and supporting logic
- SSP register and supporting logic
- USP register and supporting logic
- REGMUX and supporting logic
- VECTOR register and supporting logic
- Large piece of logic on the left is the extension of the control store and “CONTROL” logic. Uses the listed registers and signals to determine the values of the PC, INTV, INT\_FLAG, EXCV, EXC\_FLAG, VECTOR, and FOLLOW\_STATE registers at the appropriate times.
- MDR\_TEMP register and supporting logic
- GateMAR logic
- VA register and supporting logic
- PTE register and supporting logic
- additional MARMUX logic
- Large piece of logic on the bottom left called “TRANSLATION LOGIC” is an extension of the control store, “CONTROL” logic block, and the “INT/EXC and CONTROL LOGIC” block. Uses the listed registers and signals to determine the values of the VA, PA, PTE, MODIFY\_BIT, TRAP\_BIT, SAVED\_PC, and MEM\_FOLLOW\_STATE registers at the appropriate times.

### **Microsequencer Changes**

- The AND gate with INT\_FLAG and INT\_ACK ORed with J[3] allow the interrupt check state 37 to go to state 33 if no interrupt is detected, and state 41 if there is an interrupt detected.
- The MEM\_FOLLOW\_STATE register is used for states returning from the translation process.
- Several MUXes are used to properly set the next state, and the FOLLOW\_STATE and MEM\_FOLLOW\_STATE registers.

State	NEXT_STATE	FOLLOW_STATE	MEM_FOLLOW_STATE
32	36	opcode	NA
37	39	NA	33
15	39	NA	28
2	36	39	29
6	36	39	25
7	36	39	23
3	36	39	24
20	36	18	NA
21	36	18	NA
12	36	18	NA
22	36	18	NA
38	39	NA	40
43	39	NA	45
47	39	NA	48
8	39	NA	49
53	39	NA	52
57	36	58	NA