





# 3D Silicon & Glass Interposers

August 2012

Sample



# Table of Contents

<b>1.</b>	<b>Scope of the report , definitions and background .....</b>	<b>3</b>
<b>2.</b>	<b>Executive summary .....</b>	<b>15</b>
<b>3.</b>	<b>Supply chain analysis .....</b>	<b>42</b>
<b>4.</b>	<b>Market forecasts .....</b>	<b>54</b>
–	2010-2017 wafer forecasts.....	57
–	2010-2017 unit forecasts.....	76
–	2010-2017 revenue (M\$) forecasts.....	90
–	2011 interposer wafer capacity.....	96
<b>5.</b>	<b>Applications and drivers .....</b>	<b>102</b>
1.	System partitioning interposers.....	107
2.	MEMS & sensors 3D capping interposers.....	138
3.	Interposers for CMOS image sensors.....	158
4.	3D silicon substrates for High Power LEDs.....	167
5.	3D integrated passive devices.....	196
6.	Misc. Glass/silicon package substrates.....	207
<b>6.</b>	<b>Technologies and roadmaps.....</b>	<b>215</b>
–	Technologies and design rules for interposers by application .....	216
–	Interposer manufacturing process flow.....	233
–	Assembly and test.....	236
–	Reliability.....	250
–	Design and modeling.....	252
–	Focus on Glass interposers .....	256
–	Focus on PANEL interposers .....	263
–	Roadmaps.....	282
<b>7.</b>	<b>Technology alternatives.....</b>	<b>292</b>
–	Organic interposers strike back	
–	2.5D integration with fan-out WLP (eWLB)	
<b>8.</b>	<b>3D Interposers and 2.5D modules Cost case studies .....</b>	<b>302</b>
–	Cost model and cost down roadmap of a large 2.5D FPGA structure.....	304
–	Cost model of a 2.5DAPE for tablets.....	325
<b>9.</b>	<b>Capex investmet forecasts.....</b>	<b>330</b>
<b>10.</b>	<b>Conclusions .....</b>	<b>337</b>
	<b>APPENDIX .....</b>	<b>344</b>

# This is our second edition of this report

3D integration has been on everybody's minds for over 5 years throughout the semiconductor industry, and it fast met commercial success for a few applications including MEMS, sensors and power amplifiers. However, past this initial euphoria, and even though technical developments comforted most observers that mass volume adoption of 3D was not out of reach, some technical and supply chain hurdles proved higher than anticipated.

2.5D integration by means of 3D glass or silicon interposers was then exposed by experts as a necessary stepping stone to full 3D integration. In our first report on 3D interposers and 2.5D integration in 2010, after listing the various applications of this technology trend and their drivers, we showed that glass and silicon interposers were expected to become high volume necessities rather just high performance solutions for a few niche applications.

In this 2012 edition of the report, we show more evidence of our findings from 2 years ago: after refining the applications and drivers of 3D interposers and 2.5D integration, thanks to detailed forecasts, Yole Développement estimates that far from being a stepping stone technology to full 3D integration, 3D interposers and 2.5D integration is emerging as a mass volume long-lasting trend of the semiconductor industry.

# What's new since our 2010 report on interposers?



- In 2010, we started the report by asking « are 3D glass/silicon interposers a myth, a high-end solution for niche applications or a high volume necessity? », and we concluded that it was nothing like a myth, and that it was already entering high volumes for a limited number of applications
- As of 2012, we confirm this conclusion from 2 years ago, especially since we collected many proofpoints: press releases, investments, company packaging roadmaps,... All concur that 3D silicon/glass interposers are becoming a key piece of the 2010-2020 semiconductor technology puzzle
- Drivers by application are now clearer than 2 years ago, which allowed us to accurately forecast the growth of this industry trend.
- First demonstrators have been made in 2011, especially the Xilinx Virtex 7 FPGA, supported by motivated supply chain leaders (TSMC and Amkor), which proved not only feasibility of such complex 2.5D modules, but also their benefits: higher bandwidth, higher integration capacity, lower power consumption, managed thermal dissipation.
- The remaining questions are: how fast and at what, and for which exact applications and through which players is this trend going to succeed? These are the main focus points of this 2012 report

# Recent key press announcements


*linked to 2.5D silicon / glass interposer concepts*

- Below is a non-exhaustive list of articles related to 2.5D/3D interposers recently published on [www.i-micronews.com](http://www.i-micronews.com) (Yole's industry news website)


Date	Announcement
2012	<a href="#">Xilinx ships world's first heterogeneous 3D FPGA using 2.5D silicon interposer</a>
2012	<a href="#">Are silicon interposers "luxury" solutions?</a>
2012	<a href="#">2.5D interposers look increasingly like the near term, high performance solution</a>
2012	<a href="#">UMC's new 300mm fab to propose leading foundry services for BSI, 2.5D interposer and 3DIC</a>
2012	<a href="#">Focus on Qualcomm 2.5D Interposer and 3DIC roadmap</a>
2012	<a href="#">2.5D Interposer and 3DIC seen as innovation enabler!</a>
2012	<a href="#">2.5D Interposers with stacked FPGA enable silicon convergence</a>
2012	<a href="#">Altera and TSMC develop heterogeneous 3DIC test vehicle with 2.5D Interposer</a>
2012	<a href="#">AGC reveals high speed drilling technology for 2.5D glass interposer</a>
2012	<a href="#">IBM demonstrate voltage regulator integration on 2.5D silicon interposer platform</a>
2011	<a href="#">TSMC and Arteris to develop 2.5 silicon-interposer-based NOCs</a>
2011	<a href="#">SiBDI to commercialize Silicon interposer HB-LED submount</a>
2011	<a href="#">VisEra enters LED lighting sector with silicon wafer level package interposer</a>
2011	<a href="#">CEA-Leti &amp; Shinko to partner on Silicon interposers development</a>
2011	<a href="#">A*STAR and Tezzaron to develop 2.5D &amp; 3D Silicon Interposers</a>
2011	<a href="#">TSMC latest developments on TSV and Silicon Interposer</a>
2011	<a href="#">2.5D interposers: a closer look</a>
2011	<a href="#">Xilinx 2.5D FPGA's coming off the production line: a closer look</a>
2011	<a href="#">Betting on through silicon vias in glass substrates</a>
2011	<a href="#">Through-Silicon via supplier ALLVIA attains ISTAR registration</a>
2011	<a href="#">Xilinx and Amkor discuss 3D interposer programs</a>
2011	<a href="#">IME &amp; Elta Systems to develop TSV silicon interposers for Power Amplifier applications</a>
2011	<a href="#">PlanOptik presents holed Glass carrier substrate for Thin wafer Handling of TSV wafers</a>
2010	<a href="#">IBM &amp; Semtech team up for 3D TSV interposers</a>
2010	<a href="#">ALLVIA to present advanced logic applications for silicon interposers</a>
2010	<a href="#">NEPES silicon interposer module contains IPD and TSV</a>
2010	<a href="#">Xilinx brings 3D TSV interconnects to commercialization phase in digital FPGA world</a>
2010	<a href="#">Why the secrecy surrounding TSI development?</a>
2010	<a href="#">TSMC reveals plan for 3DIC designs based on Silicon interposers &amp; TSV</a>
2010	<a href="#">ALLVIA integrates Thin-film IPD capacitors in Silicon interposers</a>
2010	<a href="#">ASE gears up for 2.5D, 3D IC commercialization</a>
2010	<a href="#">IPDIA opens multi-parties 3D TSV Silicon Interposer Program</a>
2010	<a href="#">ALLVIA, completes reliability testing of silicon interposer for stacked semiconductors</a>
2009	<a href="#">TSV foundry ALLVIA &amp; SunSil ready to commercialize 3D Silicon interposers</a>
2008	<a href="#">R&amp;D Consortium readies for Low Cost WLP of Silicon Interposers</a>
2008	<a href="#">Silicon Interposers Wait for an Application</a>
2008	<a href="#">New 3D-consortium formed focusing on Si-interposer technologies</a>




**Xilinx Virtex7 FPGA**  
**2.5D silicon interposer design**



**Ipdia's silicon**  
**interposer**  
**open platform**



**Altera's FPGA supported by TSMC's**  
**CoWoS 2.5D interposer platform**



**IBM's silicon interposer**  
**with integrated power inductors**

# Choosing between 2.5D & 3D







- 2.5D « system partitioning » interposers will be used in the long term for those applications which cannot go the full 3D integration way due to high power losses of the logic die, neighboring and thus affecting the memory ICs

	several standard packages	2.5D SiP	3D SiP
Technology and infrastructure maturity as of Q3 2012	+	-	--
Electrical bandwidth	-	+	++
Power consumption	-	+	+
Heterogeneous integration	-	+	+
Size	-	+	++
Thermal Management	++	+	-



# Silicon/Glass 3D Interposer Technology Segments

- We identified the following technology segments for 3D interposers:
  - MEMS and sensors 3D capping interposers
  - “System partitioning” interposers
  - Interposers for CMOS image sensors
  - 3D LED silicon substrates
  - 3D Integrated Passive Devices (IPDs)
  - Miscellaneous interposers



# 2.5D interposer solution


for Large die Logic applications (FPGA, ASICs, DSP, etc...)

- **Several 'slices' instead of one die: 3D-SOC re-partionned logic design**

- Increase CMOS manufacturing yield (because of smaller die size)
- High density wiring at the surface of the 4 layer copper damascene silicon interposer wafer  
→ breakthrough in COST versus POWER CONSUMPTION versus PERFORMANCE




*X100 high density  
wiring interface !  
(w.r.t. organic  
interposer)*

Silicon interposer →






# Logic + memory integration: *competing solutions*

	pros	Cons	Apps
<p><u>PoP</u></p>  <p>DRAM, Flash Digital Baseband</p>	<ul style="list-style-type: none"> <li>• Clear cost ownership: bottom package belongs to logic manufacturer, top package goes to memory manufacturer, 3D integration by OEM</li> <li>• Flexible sourcing of DRAM</li> <li>• Flexible test of each separate stack</li> </ul>	<ul style="list-style-type: none"> <li>• Package height</li> <li>• Long path DRAM to logic = limited bandwidth</li> <li>• Narrow IO interface</li> </ul>	Baseband ICs
<p><u>2.5D with Interposer</u></p>  <p>Logic DRAM interposer</p>	<ul style="list-style-type: none"> <li>• Short DRAM to Logic interconnections for high frequency memory access</li> <li>• Wide IO interface for memory access with high bandwidth</li> <li>• Low package height</li> <li>• Thermal management</li> </ul>	<ul style="list-style-type: none"> <li>• Cost of interposer</li> <li>• Large package footprint area</li> </ul>	Networking & storage ASICs, CPU, GPU
<p><u>3D</u></p>  <p>DRAM Logic</p>	<ul style="list-style-type: none"> <li>• Very short interconnections DRAM to logic</li> <li>• Very wide IO interface for high bandwidth memory access</li> </ul>	<ul style="list-style-type: none"> <li>• No DRAM sourcing flexibility before IO standardization</li> <li>• Thermal management: heat propagation logic to DRAM</li> <li>• Cost of RDL on DRAM (before standardization)</li> </ul>	Application Processors for tablets & smartphones

# Example of performance driven 2.5D integration


## GPU for gaming

- Sony PS4 (to be released for the 2013 holiday season or in 2014) will have a GPU on interposer with a 512-wide data bus and on interposer memory
- Will probably be an AMD chip
- Future gaming platforms will offer 3D imagery, which requires fast & high bandwidth computing power.
- 2.5D is unanimously praised as the solution for this purpose
- “GPU-RAM Bandwidth is the key factor for rendering performance” – Sept 2011, Teiji Yutaka , SVP Technology Platform, Sony Computer Entertainment




An interposer module for (Yole assumption) an AMD GPU demonstrator

Courtesy of Global Foundries, 2012



# 2 types of interposers


## Fine-pitch Interposers



- **High-end and high power logic applications (GPU/CPU/FPGA/ASIC)**

- Performance (bandwidth & energy consumption) driven
- thin (50-100µm) & fine-pitch (via diameter 10-15µm), microbumping below 50µm
- Fine line/spacing below 3µm/3µm
- Manufactured by CMOS foundries on 300mm silicon wafers with design rules close to the back-end-of-line (BEOL) of CMOS 65nm

## Coarse Interposers




- **Analogue/MEMS/Sensors/Lighting**

- Size and cost driven
- Any thickness: 20µm to 500µm, large via diameter (30µm-500µm)
- Line/spacing above 3µm/3µm
- Manufactured by MEMS foundries or OSATs or IDMs or glass manufacturers on glass or silicon wafers or panels

# Coarse versus Fine-pitch Interposers

## characteristics As of 2012



**We generally consider that there technically are 2 types of interposers**

- **Fine-pitch interposers for high-end and high power logic applications (GPU/CPU/FPGA/ASIC)**
  - They feature fine geometries down to 1µm
  - They are manufactured by IC wafer foundries (on CMOS 65nm 300mm diameter type of wafers)
  - Dies are generally larger (larger than 100mm²)
- **Coarse interposers for Analogue/MEMS/Sensors/Lighting**
  - They feature larger geometries
  - They are manufactured by OSATs, glass suppliers or WLP foundries

# 3D silicon/glass interposers

Who is doing what? Main players



Coarse pitch  
interposers



any




Fine pitch  
interposers

	Wafer /panel supply	TSV/TGV making	RDL	test of interposer	Bumping	Packaging and assembly	final test
Silicon substrate makers							
Glass substrate makers							
IC wafer foundry							
MEMS wafer foundry (or IPD wafer foundry)							
OSATs							
PCB manufacturers							
IDMs							



# Yole's Market Forecasting Methodology

- Yole's market forecasting methodology is based on the "top-down meets bottom-up" analyses
  - 2 complementary analyses are carried out and cross-checked:
    - The top-down analysis derives the wafer forecasts from an analysis of the end products where 2.5D interposers are expected, application by application, taking into account the penetration rate of the technology for each product type, as well as their yields and die sizes




- The bottom-up analysis is based on the evaluation of the worldwide production capacity evaluated through interviews of industry players (foundries, OSATs, equipment and material makers) and company revenue reports.



- Throughout the following market forecast slides, we show forecasts from our top-down analysis, followed by the 2011 status of the processed interposer wafers through our bottom-up analysis

# Interposers revenues within the context of IC Packaging substrates

\* Middle End activity revenues including TSV, Filling, RDL, Bumping, wafer test & wafer level assembly




- Another way of looking at 2.5D expected revenues is – even if arguably – to compare them to the wide established market of IC Packaging substrates: after all, 2.5D/3D interposers are just another layer of vertical and horizontal interconnections inside the package
- This comparison speaks for itself: as of 2017, Yole expects the 2.5D/3D interposer revenues to reach 15% of the packaging substrate market value



# 2.5D/3D interposer 2010-2017 wafer forecasts

*breakdown by end product*

**2.5D Interposer demand forecast**  
*Breakdown by end product (12"eq. wafers)*




\* Other = Missile, Machine Vision, Helicopter, Drone, Defense UAV, Civil UAV, Drilling systems, Guided munitions, Professional imaging, Infantry gear, Camera pill, Implantable CRM, Camcorder, Hearing aids, ATE, Trucks, Buses, PMP, MP3, PND, DSC, SLR, Femtocell, 3G Dongle

# 2.5D/3D interposer wafer demand forecast in 2017

## breakdown by end product

### 2.5D Interposer Demand forecast in 2017

Top 20 of end application (12"eq.wafers)



Yole Développement © July 2012


# Presentation of Yole's activities




# Yole Développement activity & services

- **Yole Développement provides powerfull tools and services...**

- Strategic analysis
- Technology evaluation
- Market Research & Marketing analysis
- Specific services for investors by *Yole Finance*



- **...In 6 high technology areas**



# Yole activities in Advanced Packaging



YOLE DÉVELOPPEMENT


Strategy

Consulting services

Market Research  
Reports

Media business

News feed / Magazines / Webcasts



[www.yole.fr](http://www.yole.fr)

**i-Micronews**

THE DISRUPTIVE SEMICONDUCTOR TECHNOLOGIES MAGAZINE

FROM CONCEPT  
TO DEVICES  
TECHNOLOGIES, FINANCE,  
BUSINESS, MARKETS...

# NEW service: IP analysis



**Phase I**  
*Patent research service*

**Phase II**  
*Technological analysis*

**Phase III**  
*IP exploration*

*IP space*

Customer Request

Patent screening

Phase I & Phase II budget estimation

Stop or go

Patent Selection

**Deliverable I – IP Landscape**

- Relevant patents
- Key players
- Key patent evolution

Statistical analysis

CK modeling

K Structuration

Technological Segmentation

Ranking

Deep analysis

Interviews

*with key players to validate the analysis*

**Deliverable II**

- Key patent analysis
- Key issues identification
- Key solutions proposed
- Analysis by key technologies
- Analysis by key players

CK

Design rule breaking

**Deliverable III**

- Unexplored design paths
- Innovation field definition


Phase II depends on Phase I results. Phase III depends on phase II results.



# About Yole's Advanced Packaging Analysts team (1/2)

## Jerome Baron

- Jerome is the business unit manager of the semiconductor packaging market research at Yole Développement. He has been following the 3D packaging market evolution since its early beginnings at the device, equipment and material levels. He was granted a Master of Science degree from INSA-Lyon in France as well as a Master of Research from INL – Lyon Institute of Nanotechnology  
Contact: [baron@yole.fr](mailto:baron@yole.fr)



## Lionel Cadix

- Lionel joined Yole after the completion of several projects linked to the characterization and modeling of high density TSV and 3DIC chip stacking in collaboration with CEA-Leti and STMicroelectronics during his PhD. He is author of several publications and 8 patents in the field of 3D Integration  
Contact: [cadix@yole.fr](mailto:cadix@yole.fr)

## Phil Garrou

- Phil recently joined Yole Développement forces as senior technical advisor in the fields of advanced packaging. Phil has more than 20 years extensive experiences in the semiconductor industry where he mainly served as global marketing manager for DOW Chemical's BCB polymer business

Contact: [garrou@yole.fr](mailto:garrou@yole.fr)

## Jean-Marc Yannou

- Jean-Marc joined Yole Développement as technology and market expert in the fields of advanced packaging and Integrated Passive Devices. He has 15-years of experience in the semiconductor industry. He worked for Texas Instruments & NXP semiconductors where he was Innovation Manager for System-in-Package technologies

Contact: [yannou@yole.fr](mailto:yannou@yole.fr)



# About Yole's Advanced Packaging Analysts team (2/2)

## Amandine Pizzagalli

- Amandine recently joined Yole Development Advanced Packaging and MEMS manufacturing teams after graduating as an engineer in Electronics, with a specialization in Semiconductors and Nano Electronics Technologies. She worked in the past for Air Liquide with an emphasis on CVD and ALD processes for semiconductor applications

Contact: [pizzagalli@yole.fr](mailto:pizzagalli@yole.fr)



## Eric Mounier

- Dr. Eric Mounier co-founded Yole Développement in 1998. He is in charge of technology analysis for MEMS related manufacturing technologies within the company. In the 3D Packaging area, Eric has developed a unique Cost modeling tool “TSV+” able to simulate to the cost of ownership of several different Through-Silicon-Vias and 3D integration scenarios

Contact: [mounier@yole.fr](mailto:mounier@yole.fr)