


Reading

P&H textbook chapter 4.1-4.4: The Single Cycle Processor

Processor Implementation




Outline


- Datapath single cycle
 - single instruction
- Control


Datapath for Instructions

- Single-cycle datapath
- Compose using well-understood pieces
 - Mux, flip-flops and gates
 - ALU
 - Register file


Comb. Logic Elements









Storage Elements



- Register
 - for PC




- Register file
 - 32 registers
 - 2 read ports/buses
 - 1 write port/bus



- Memory
 - 1 input bus
 - 1 output bus
 - Not bidirectional


Computer as State Machine




- Storage elements
 - Memory, Register file, PC
- Combinational elements
 - ALUs, Adders, Muxes

Processor Implementation

This Lecture: Datapath




Processor Implementation



- Implementation determines
 - How many Clocks Per Instruction (CPI)
 - How long is the clock cycle (Cycle time)
- ISA, compiler determine
 - How many instructions in a program (Instr. count)
- 362 is focused on functionality only
 - Performance is the primary topic of 437

Datapath – Single cycle

- Assumption: Get one whole instruction done in one long clock cycle
 - fetch, decode/read operands, execute, memory, writeback
 - 5 steps you should NEVER forget!
 - useful way to represent steps and identify required datapath elements:
 RTL
- For single instruction
- Put it together



A Simple Implementation

- add and sub
 - add rd, rs1, rs2
 - addi rd, rs1, imm12
 - sub rd, rs1, rs2
- lw/sw
 - lw rd, imm12(rs1)
 - sw rs2, imm12(rs1)
- branch:
 - beq rs1, rs2, imm12
- Logical ops:
 - and rd, rs1, rs2
 - andi rd, rs1, imm12
 - or rd, rs1, rs2
 - ori rs, rs1, imm12

	Name	Fields Fields					
	(Bit position) 31:25	24:20	19:15	14:12	11:7	6:0
(a)	R-type [funct7	rs2	rs1	funct3	rd	opcode
(b)	I-type [immediate	immediate[11:0]		funct3	rd	opcode
(c)	S-type [immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode
(d)	SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode


Register Transfer Language

- RTL gives the meaning of the instructions
- All start by fetching the instruction

```
fun7 | rs2 | rs1 | fun3 | rd | op
                                           = MEM[ PC ] // r-type
imm12 | rs1 | fun3 | rd | op
                                           = MEM[ PC ] // i-type
imm7 | rs2 | rs1 | fun3 | imm5 | op
                                           = MEM[ PC ] // s-type/sb-type
             Register Transfers
inst
ADD
                                                                PC \leftarrow PC + 4
             R[rd] \leftarrow R[rs1] + R[rs2];
SUB
                                                                PC \leftarrow PC + 4
             R[rd] \leftarrow R[rs1] - R[rs2];
LOAD
             R[rd] \leftarrow MEM[R[rs1] + sign_ext(imm12)]; PC \leftarrow PC + 4
STORE
             MEM[R[rs1] + sign_ext(imm7 \parallel imm5)] \leftarrow R[rs2]; PC \leftarrow PC + 4
BEQ
             if (R[rs1] == R[rs2]) then PC \leftarrow PC + sign_ext(imm7 || imm5)* || 0
                                       else PC \leftarrow PC + 4
```

Fetch Instructions


- Fetch instruction, then update PC
- PC updated (at the end of) every cycle
 - What if no branches or jumps?



ALU Instructions


- R[rd] <- R[rs1] op R[rs2] Example: add rd, rs1, rs2
 - Ra, Rb, and Rw come from instruction's rs1, rs2, and rd fields
 - ALUOperation and RegWr: control logic after decoding the instruction





Load Instruction


- R[<u>rd</u>] <- Mem[R[rs1] + SignExt[imm12]]
- Example: lw rd, imm12(rs1)



Store Instruction

Mem[R[rs1] + SignExt[imm11:5 || imm4:0]] <- R[rs2] Example: sw rs2, imm12(rs1)






Conditional Branch Instruction


(d) SB-type immed[12,10:5] rs2 rs1 funct3 immed[4:1,11] opcode

- beq rs1, rs2, imm12
 - IR = Mem[PC] // Fetch the instruction from memory
 - if (R[rs1] == R[rs2]) // Calculate the next instruction's address
 - PC <- PC + (SignExt(imm12) << 1)
 - else
 - PC <- PC + 4
- Branches compute TWO things: branch condition and branch target

Datapath for 'beq'

- beq rs1, rs2, imm12
 - Datapath generates branch condition (zero)







Summary


- For a given instruction
 - Describe operation in RTL
 - Use ALUs, Registers, Memory, adders to achieve required functionality
- To add instructions
 - Rinse and repeat; Reuse components via muxes
 - Not all blocks are used by all instructions so you need to ensure unused blocks don't interfere
- Control: next
 - Selection controls for muxes
 - ALU controls for ALU ops
 - Register address controls
 - Write enables for registers/memory


Exercise

- See worksheet
- Highlight active datapath for
 - add
 - beq
 - SW
 - lw











Processor Implementation

• This Lecture: Control




Signal name	Effect when deasserted	Effect when asserted	
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.	
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, 12 bits of the instruction.	
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.	
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.	Inst Memory $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.	Inst
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.	Rs2 Rs1 Rd
		Adder Adder Adder	Rd Rs1 Rs2 RegWr 5 5 5 5 5 busA busW Rw Ra Rb 32 32 -bit 32

Control for Datapath




Controls for Add Operation

• R[rd] = R[rs1] + R[rs2]



Meaning of Control Signals


- rs1, rs2 and rd are hardwired in datapath
- PCSrc: 0 => PC <- PC + 4; 1 => PC <- PC + SignExt(imm12) || 0



Instruction Fetch Unit


Meaning of Control Signals

- ALUsrc: 0 => regB; 1 => immed
- ALUOp: "add", "sub"
- MemWr: write memory
- MemtoReg: 1=>Mem
- RegWr: write dest register



lw Controls

• R[rd] <- Data Memory {R[rs1] + SignExt[imm12]} Instruction<31:0>




sw Controls: Worksheet


• R[rs2] -> Data Memory {R[rs1] + SignExt[imm12]} Instruction<31:0> PCSrc = <31:25> **Instruction Fetch Unit** Clk fun7 fun3 Rd rs2 Rs2 rs 1 op Rd Rs1 ALUOp = RegWr =MemtoReg = busA MemWr = zero Ra Rb RwbusW 32 32 32-bit 32 32 **Registers** busB, Clk 32 WrEn Adr Extender Data In 32 Data instr 32 32 Memory Clk ALUSrc =

sw Controls: Solution

• R[rs2] -> Data Memory {R[rs1] + SignExt[imm12]}



beq controls



Summary of Control Signals

inst

Register Transfer PC <- PC + 4 $R[rd] \leftarrow R[rs1] + R[rs2];$ ADD ALUsrc = RegB, ALUOp = "add", RegWr, PCSrc = "+4" **SUB** $R[rd] \leftarrow R[rs1] - R[rs2]$; PC <- PC + 4 ALUsrc = RegB, ALUOp = "sub", RegWr, PCSrc = "+4" LOAD **R[rd] <- MEM[R[rs1] + sign_ext(imm12)]**; PC <- PC + 4 ALUsrc = Im, ALUOp = "add", MemtoReg, RegWr, PCSrc = "+4" PC <- PC + 4 **STORE MEM[R[rs1] + sign_ext(imm12)] <- R[rs2]**; ALUsrc = Im, ALUOp = "add", MemWr, PCSrc = "+4" if (R[r1] == R[r2]) then $PC \leftarrow PC + sign ext(imm12)$ | | 0 else $PC \leftarrow PC + 4$; BEQ PCSrc = "beg AND zero", ALUOp = "sub"

Control Logic

- Logic must generate appropriate signals for all instructions
- Summary slide (previous)
 - A way of representing the truth table
- Till now: Instr \rightarrow signal, next: transpose
 - First: Equations in terms of opcodes
 - Next: Equations in terms of instruction bits


Controls: Logic equations

- PCSrc <= if (OP == BEQ) then "Zero" else 0
- ALUsrc <= if (OP == "R-type") then "regB" elseif (OP == beq) then "regB" else "imm"
- ALUOp <= if (OP == "R-type") then **funct** elseif (OP == beq) then "sub" else "add"
- MemWr
- MemtoReg
- RegWr: <= _____


Controls: Logic equations

```
• PCSrc <=
                    if (OP == BEQ) then Zero else 0
• ALUsrc <=
                    if (OP == "R-type") then "regB"
                    elseif (OP == BEQ) then regB, else "imm"
ALUOp <=</li>
                    if (OP == "R-type") then funct
                              elseif (OP == BEQ) then "passThrough"
                                         else "add"
                    (OP == Store)
MemWr <=</li>
MemtoReg <=</li>
                    (OP == Load)
• RegWr: <=
                    if ((OP == Store) || (OP == BEQ)) then 0 else 1
```

Full Data Path with control



ALU Operations



ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract

Concrete signals for the ALU

- We create a control signal called ALUOp
 - There are three different scenarios for ALU operation (lw/sw, beq, then R-type)
 - You only need to look at the func fields in R-Type

Instruction opcode	ALUOp	Operation	Funct7 field	Funct3 field	Desired ALU action	ALU control input
lw	00	load word	XXXXXXX	XXX	add	0010
sw	00	store word	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
R-type	10	sub	0100000	000	subtract	0110
R-type	10	and	0000000	111	AND	0000
R-type	10	or	0000000	110	OR	0001

Multi-level control

Based on a combination of the ALUOp and the func fields: set the ALU
Operation

Control contains combinational logic to set the signals

	ALI	JOp			Fui	nct7 fie	eld			Fu	nct3 fi	eld	
	ALUOp1	ALUOp0	I[31]	I[30]	I[29]	I[28]	I[27]	I[26]	I[25]	1[14]	I[13]	I[12]	Operation
(lw/sw	0	0	Х	X	Х	Х	Х	Х	Х	Х	X	Х	0010
beq	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0110
	1	X	0	0	0	0	0	0	0	0	0	0	0010
_	1	Х	0	1	0	0	0	0	0	0	0	0	0110
R-type	1	Х	0	0	0	0	0	0	0	1	1	1	0000
	1	Х	0	0	0	0	0	0	0	1	1	0	0001

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract

control

>ALU ALU

result

MemRead MemtoReg

MemWrite ALUSrc RegWrite

Read data 1

Read

data 2

- Control ALUOp

Read register 1

register 2

Write register


Instruction [30,

data Registers

Write

Main Control Unit

Can determine these signals directly from the Op Code



Immediate Generator

- Takes in the instruction, spits out a 32-bit immediate
- The table below maps the bits output by the unit to the instruction bits based on the instruction type
- This table is without all the crazy bit-swizzling

		Imn	nedia	ite 0	utpu	t Bit	by B	it																									
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Instruction	Format	Imn	nedia	te Ir	put	Bit b	y Bit																										
Load, Arith. Imm.	1	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20
Store	S	"	"	"	"	"	"	"	**	"	"	"	"	"	"	"	**	"	"	"	"	"	"	"	44	"	"	"	i11	i10	i9	i8	i7
Cond. Branch	S		"		"		**	44	"	"	,4	"	"	"	"	"	ш	"	·	"	4	i30	i29	i28	i27	i26	i25	i24		"	140	**	0
Uncond. Jump	U	- 24	**	"	"	"	ш	44	**	**	**	"	"	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20	i19	i18	i17	i16	i15	i14	i13	i12	"
Load Upper Imm	Ш	**	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20	i19	i18	i17	i16	i15	i14	i13	i12	0	0	0	0	0	0	0	0	0	0	0	"
Unique Inputs	· · · · · · · · · · · · · · · · · · ·	1	2	2	2	2	2	2	2	2	2	2	2	3	3	3	3	3	3	3	3	4	4	4	4	4	4	4	4	4	4	4	3

The more inputs you have to select each bit, the wider the internal mux needed to implement the bit

Immediate Generator

Now, let's add the swizzling!

Name		Fic	eld				Comments
(Field size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate	[11:0]	rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	imm	nediate[20,10:1,	11,19:12]	•	rd	opcode	Unconditional jump format
U-type		immediate[31	:12]		rd	opcode	Upper immediate format

No Swizzle

		Imn	nedia	ite O	utpu	t Bit	by B	it																									
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Instruction	Format	Imn	nedia	te Ir	put	Bit b	y Bit			,					E 7/2					9		16 (5								s 3			
Load, Arith. Imm.	11	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20
Store	S	"	"	"	"	"	"	"	44	"	"	ш	"	"	"	"	**	"	"	"	44	"	**	"	44	"	ш	"	i11	i10	i9	i8	i7
Cond. Branch	S	"	"	: # :	"	"	**	"	"		.#	и	.41	"	"	"	ш	"		"	"	i30	i29	i28	i27	i26	i25	i24	ш	"	"	44	0
Uncond. Jump	U		"	"	"	"	"	"	"	"	"	"	"	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20	i19	i18	i17	i16	i15	i14	i13	i12	"
Load Upper Imm.	U	"	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20	i19	i18	i17	i16	i15	i14	i13	i12	0	0	0	0	0	0	0	0	0	0	0	"
Unique Inputs		1	2	2	2	2	2	2	2	2	2	2	2	3	3	3	3	3	3	3	3	4	4	4	4	4	4	4	4	4	4	4	3


With Swizzle

-		Imn	nedia	ite 0	utpu	t Bit	by B	it																									
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Instruction	Format	Imn	nedia	te Ir	put	Bit b	y Bit																										
Load, Arith. Imm.	1	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i31	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20
Store	S	"	"	"	"	"	"	"	44		"	ш	u	"	"	"	**	ш	"	"	44	"	"	"	**	"	ш	"	i11	i10	i9	i8	i7
Cond. Branch	SB	"	"		"		**	"	"	"	"	"	"	"	"	"	u	"	u	"	"	i7	"	"		"	ш		u	"		"	0
Uncond. Jump	UJ	**	"	"	"	"	"	"	"	"	"	"	"	i19	i18	i17	i16	i15	i14	i13	i12	i20	и	"	"	"	ш	"	ш	"	"	"	
Load Upper Imm.	U	"	i30	i29	i28	i27	i26	i25	i24	i23	i22	i21	i20	и	"	"	"	"	"	"	"	0	0	0	0	0	0	0	0	0	0	0	"
Unique Inputs	c	1	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	4	2	2	2	2	2	2	3	3	3	3	3


Why Swizzling

- Allows for simpler hardware
 - This small optimization doesn't matter in a big, complex implementation of RISC-V.
 - Saves area, energy, and latency in a simple implementation where every gate matters.
- It makes the assembler's life a little more complicated
 - But it is not too bad program knows the pattern, repeats
 - Does, however, make the binary encoding harder to read
 - And makes it harder to encode/decode by hand:)

Now you've seen all of it!




Cycletime




- What should the clock period be?
 - Enough to compute the next state values
 - Propagation clk-to-Q (new state)
 - Comb. Logic delay
 - Setup requirements

"lw" Instruction

- Longer critical path
 - lower bound on cycletime



What's wrong with our processor?



- LOOOOONG Cycle Time
- ALL instructions take as much time as the slowest
- Real memory MUCH slower than our idealized memory
 - Today some 100ns (memory+bus+control) vs. 0.25ns CPU clock
 - cannot finish in one (short) cycle

Again, take 437!