# Chapter 7


### Digital Design and Computer Architecture, 2nd Edition

David Money Harris and Sarah L. Harris



# Chapter 7 :: Topics

- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Exceptions
- Advanced Microarchitecture





### Introduction

- Microarchitecture: how to implement an architecture in hardware
- Processor:
  - Datapath: functional blocks
  - Control: control signals

Software	programs
Operating Systems	device drivers
Architecture	instructions registers
Micro- architecture	datapaths controllers
Logic	adders memories
Digital Circuits	AND gates NOT gates
Analog Circuits	amplifiers filters
Devices	transistors diodes
Physics	electrons

Application

## Microarchitecture

- Multiple implementations for a single architecture:
  - Single-cycle: Each instruction executes in a single cycle
  - Multicycle: Each instruction is broken into series of shorter steps
  - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once



### **Processor Performance**

Program execution time

Execution Time = (#instructions)(cycles/instruction)(seconds/cycle)

- Definitions:
  - CPI: Cycles/instruction
  - clock period: seconds/cycle
  - IPC: instructions/cycle = IPC
- Challenge is to satisfy constraints of:
  - Cost
  - Power
  - Performance



### MIPS Processor

- Consider subset of MIPS instructions:
  - R-type instructions: and, or, add, sub, slt
  - − Memory instructions: lw, sw
  - Branch instructions: beq





### **Architectural State**


- Determines everything about a processor:
  - -PC
  - 32 registers
  - Memory



### MIPS State Elements










# Single-Cycle MIPS Processor


- Datapath
- Control



# Single-Cycle Datapath: 1w fetch

### **STEP 1:** Fetch instruction









### Single-Cycle Datapath: 1w Register Read

### **STEP 2:** Read source operands from RF









### Single-Cycle Datapath: 1w Immediate

### **STEP 3:** Sign-extend the immediate








# Single-Cycle Datapath: 1w address


### **STEP 4:** Compute the memory address





### Single-Cycle Datapath: 1w Memory Read


 STEP 5: Read data from memory and write it back to register file





### Single-Cycle Datapath: 1w PC Increment


### **STEP 6:** Determine address of next instruction





# Single-Cycle Datapath: sw


### Write data in rt to memory





# Single-Cycle Datapath: R-Type

- Read from rs and rt
- Write ALUResult to register file
- Write to rd (instead of rt)






# Single-Cycle Datapath: beq


- Determine whether values in rs and rt are equal
- Calculate branch target address:

BTA = (sign-extended immediate << 2) + (PC+4)






# Single-Cycle Processor






# Single-Cycle Control






### Review: ALU



$\mathbb{F}_{2:0}$	Function
000	A & B
001	A B
010	A + B
011	not used
100	A & ~B
101	A   ~B
110	A - B
111	SLT



## Review: ALU





## Control Unit: ALU Decoder


ALUOp <sub>1:0</sub>	Meaning
00	Add
01	Subtract
10	Look at Funct
11	Not Used

ALUOp <sub>1:0</sub>	Funct	ALUControl <sub>2:0</sub>
00	X	010 (Add)
X1	X	110 (Subtract)
1X	100000 (add)	010 (Add)
1X	100010 (sub)	110 (Subtract)
1X	100100 (and)	000 (And)
1X	100101 (or)	001 (Or)
1X	101010(slt)	111 (SLT)



## Control Unit Main Decoder

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
R-type	000000							
lw	100011							
SW	101011							
beq	000100							






## Control Unit: Main Decoder

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	0	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01




# Single-Cycle Datapath: or





# Extended Functionality: addi







# Control Unit: addi

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000							




# Control Unit: addi

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	$ALUOp_{1:0}$
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00



# Extended Functionality: j



## Control Unit: Main Decoder

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000010								



## Control Unit: Main Decoder

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000010	0	X	X	X	0	X	XX	1




# Review: Processor Performance

### **Program Execution Time**

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x  $T_c$



# Single-Cycle Performance



 $T_C$  limited by critical path (1w)



# Single-Cycle Performance

Single-cycle critical path:

$$\begin{split} T_c &= t_{pcq\_PC} + t_{\text{mem}} + \max(t_{RF\text{read}}, t_{sext} + t_{\text{mux}}) + t_{\text{ALU}} + t_{\text{mem}} \\ &+ t_{\text{mux}} + t_{RF\text{setup}} \end{split}$$

- Typically, limiting paths are:
  - memory, ALU, register file

$$T_c = t_{pcq\_PC} + 2t_{\text{mem}} + t_{RF\text{read}} + t_{\text{mux}} + t_{ALU} + t_{RF\text{setup}}$$



# Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{ m mem}$	250
Register file read	$t_{RF}$ read	150
Register file setup	$t_{RF m setup}$	20

$$T_c = ?$$



# Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{ m mem}$	250
Register file read	$t_{RF}$ read	150
Register file setup	$t_{RF  m setup}$	20

$$T_c = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$$
  
=  $[30 + 2(250) + 150 + 25 + 200 + 20]$  ps  
=  $925$  ps



# Single-Cycle Performance Example

Program with 100 billion instructions:

**Execution Time** = # instructions x CPI x  $T_C$ 

$$= (100 \times 10^{9})(1)(925 \times 10^{-12} \,\mathrm{s})$$

**= 92.5 seconds** 



# Multicycle MIPS Processor

### • Single-cycle:

- + simple
- cycle time limited by longest instruction (lw)
- 2 adders/ALUs & 2 memories


### Multicycle:

- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times
- Same design steps: datapath & control



# Multicycle State Elements


 Replace Instruction and Data memories with a single unified memory – more realistic






### Multicycle Datapath: Instruction Fetch

#### **STEP 1:** Fetch instruction








### Multicycle Datapath: 1w Register Read


#### **STEP 2a:** Read source operands from RF





## Multicycle Datapath: 1w Immediate


### **STEP 2b:** Sign-extend the immediate





### Multicycle Datapath: 1w Address


### **STEP 3:** Compute the memory address





### Multicycle Datapath: 1w Memory Read


### **STEP 4:** Read data from memory





### Multicycle Datapath: 1w Write Register


### **STEP 5:** Write data back to register file





### Multicycle Datapath: Increment PC


#### **STEP 6:** Increment PC





# Multicycle Datapath: sw


### Write data in rt to memory





# Multicycle Datapath: R-Type


- Read from rs and rt
- Write ALUResult to register file
- Write to rd (instead of rt)






# Multicycle Datapath: beq

- rs == rt?
- BTA = (sign-extended immediate << 2) + (PC+4)






# Multicycle Processor






# Multicycle Control






## Main Controller FSM: Fetch







## Main Controller FSM: Fetch






## Main Controller FSM: Decode









## Main Controller FSM: Address



## Main Controller FSM: Address




## Main Controller FSM: 1w






### Main Controller FSM: SW






## Main Controller FSM: R-Type






## Main Controller FSM: beq






# Multicycle Controller FSM






## Extended Functionality: addi






### Main Controller FSM: addi






# Extended Functionality: j






# Main Controller FSM: j





# Main Controller FSM: j





# Multicycle Processor Performance

- Instructions take different number of cycles:
  - 3 cycles: beq, j
  - 4 cycles: R-Type, sw, addi
  - 5 cycles: lw
- CPI is weighted average
- SPECINT2000 benchmark:
  - 25% loads
  - 10% stores
  - 11% branches
  - 2% jumps
  - 52% R-type


Average CPI = (0.11 + 0.02)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12



# Multicycle Processor Performance

Multicycle critical path:

$$T_c = t_{pcq} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$



# Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{\text{mem}}$	250
Register file read	$t_{RF}$ read	150
Register file setup	$t_{RF}$ setup	20

$$T_c = ?$$



# Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{ m mem}$	250
Register file read	$t_{RF}$ read	150
Register file setup	$t_{RF m setup}$	20

$$T_c = t_{pcq\_PC} + t_{mux} + max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$
  
=  $t_{pcq\_PC} + t_{mux} + t_{mem} + t_{setup}$   
=  $[30 + 25 + 250 + 20] ps$   
=  $325 ps$ 



# Multicycle Performance Example

Program with 100 billion instructions

Execution Time = ?



# Multicycle Performance Example

Program with 100 billion instructions

Execution Time = (# instructions) × CPI × 
$$T_c$$
  
=  $(100 \times 10^9)(4.12)(325 \times 10^{-12})$   
= 133.9 seconds

This is **slower** than the single-cycle processor (92.5 seconds). Why?



# Multicycle Performance Example

Program with 100 billion instructions

Execution Time = (# instructions) × CPI × 
$$T_c$$
  
=  $(100 \times 10^9)(4.12)(325 \times 10^{-12})$   
= 133.9 seconds


This is **slower** than the single-cycle processor (92.5 seconds). Why?

- Not all steps same length
- Sequencing overhead for each step  $(t_{pcq} + t_{setup} = 50 \text{ ps})$




# MICROARCHITECTURE

# Review: Single-Cycle Processor



# Review: Multicycle Processor






# Pipelined MIPS Processor

- Temporal parallelism
- Divide single-cycle processor into 5 stages:
  - Fetch
  - Decode
  - Execute
  - Memory
  - Writeback
- Add pipeline registers between stages




# Single-Cycle vs. Pipelined

### Single-Cycle




### **Pipelined**







# **Pipelined Processor Abstraction**





# Single-Cycle & Pipelined Datapath








# MICROARCHITECTURE


# **Corrected Pipelined Datapath**



### WriteReg must arrive at same time as Result



# **Pipelined Processor Control**



- Same control unit as single-cycle processor
- Control delayed to proper pipeline stage




# Pipeline Hazards

- When an instruction depends on result from instruction that hasn't completed
- Types:
  - Data hazard: register value not yet written back to register file
  - Control hazard: next instruction not decided yet (caused by branches)



## Data Hazard






# Handling Data Hazards

- Insert nops in code at compile time
- Rearrange code at compile time
- Forward data at run time
- Stall the processor at run time




# Compile-Time Hazard Elimination

- Insert enough nops for result to be ready
- Or move independent useful instructions forward






# **Data Forwarding**





# MICROARCHITECTURE

# Data Forwarding






# Data Forwarding

- Forward to Execute stage from either:
  - Memory stage or
  - Writeback stage
- Forwarding logic for ForwardAE:

```
if ((rsE != 0) AND (rsE == WriteRegM) AND RegWriteM)
then ForwardAE = 10
else if ((rsE != 0) AND (rsE == WriteRegW) AND RegWriteW)
then ForwardAE = 01
else ForwardAE = 00
```


Forwarding logic for ForwardBE same, but replace rsE with rtE

# Stalling






# Stalling





# **Stalling Hardware**



# Stalling Logic

```
lwstall =
  ((rsD==rtE) OR (rtD==rtE)) AND MemtoRegE

StallF = StallD = FlushE = lwstall
```



## **Control Hazards**

## • beq:

- branch not determined until 4<sup>th</sup> stage of pipeline
- Instructions after branch fetched before branch occurs
- These instructions must be flushed if branch happens


## Branch misprediction penalty

- number of instruction flushed when branch is taken
- May be reduced by determining branch earlier




# MICROARCHITECTURE

# Control Hazards: Original Pipeline




## **Control Hazards**






# **Early Branch Resolution**



Introduced another data hazard in Decode stage




# **Early Branch Resolution**





# MICROARCHITECTURE

# Handling Data & Control Hazards





# Control Forwarding & Stalling Logic

### Forwarding logic:

```
ForwardAD = (rsD !=0) AND (rsD == WriteRegM) AND RegWriteM ForwardBD = (rtD !=0) AND (rtD == WriteRegM) AND RegWriteM
```

### Stalling logic:



# **Branch Prediction**

- Guess whether branch will be taken
  - Backward branches are usually taken (loops)
  - Consider history to improve guess
- Good prediction reduces fraction of branches requiring a flush



# Pipelined Performance Example

- SPECINT2000 benchmark:
  - 25% loads
  - 10% stores
  - 11% branches
  - 2% jumps
  - 52% R-type
- Suppose:
  - 40% of loads used by next instruction
  - 25% of branches mispredicted
  - All jumps flush next instruction
- What is the average CPI?



# Pipelined Performance Example

### SPECINT2000 benchmark:

- 25% loads
- 10% stores
- 11% branches
- 2% jumps
- 52% R-type

### • Suppose:

- 40% of loads used by next instruction
- 25% of branches mispredicted
- All jumps flush next instruction

### What is the average CPI?

- Load/Branch CPI = 1 when no stalling, 2 when stalling
- CPI<sub>lw</sub> = 1(0.6) + 2(0.4) = 1.4
- $CPI_{beq} = 1(0.75) + 2(0.25) = 1.25$

Average CPI = (0.25)(1.4) + (0.1)(1) + (0.11)(1.25) + (0.02)(2) + (0.52)(1)



# Pipelined Performance

Pipelined processor critical path:

```
T_{c} = \max \{
t_{pcq} + t_{mem} + t_{setup}
2(t_{RFread} + t_{mux} + t_{eq} + t_{AND} + t_{mux} + t_{setup})
t_{pcq} + t_{mux} + t_{mux} + t_{ALU} + t_{setup}
t_{pcq} + t_{memwrite} + t_{setup}
2(t_{pcq} + t_{mux} + t_{RFwrite}) \}
```



# Pipelined Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{\text{mux}}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{\text{mem}}$	250
Register file read	$t_{RF{ m read}}$	150
Register file setup	$t_{RF m setup}$	20
Equality comparator	$t_{eq}$	40
AND gate	$t_{ m AND}$	15
Memory write	t <sub>memwrite</sub>	220
Register file write	$t_{RF ext{write}}$	100

$$T_c = 2(t_{\text{RFread}} + t_{\text{mux}} + t_{\text{eq}} + t_{\text{AND}} + t_{\text{mux}} + t_{\text{setup}})$$
  
= 2[150 + 25 + 40 + 15 + 25 + 20] ps = **550 ps**



# Pipelined Performance Example

Program with 100 billion instructions

**Execution Time** = (# instructions) 
$$\times$$
 CPI  $\times$   $T_c$ 

$$=(100 \times 10^9)(1.15)(550 \times 10^{-12})$$

= 63 seconds



# Processor Performance Comparison

Processor	Execution Time (seconds)	Speedup (single-cycle as baseline)
Single-cycle		1
Multicycle	133	0.70
Pipelined	63	1.47




# Review: Exceptions

- Unscheduled function call to exception handler
- Caused by:
  - Hardware, also called an *interrupt*, e.g. keyboard
  - Software, also called *traps*, e.g. undefined instruction
- When exception occurs, the processor:
  - Records cause of exception (Cause register)
  - Jumps to exception handler (0x80000180)
  - Returns to program (EPC register)



# **Example Exception**



words, we say the output Y is a function of the two inputs A and B where the function performed is A OR B.¶

The *implementation* of the combinational circuit is independent of its functionality. Figure 2.1, and Figure 2.2, show two possible implementa-



# **Exception Registers**

- Not part of register file
  - Cause
    - Records cause of exception
    - Coprocessor 0 register 13
  - − EPC (Exception PC)
    - Records PC where exception occurred
    - Coprocessor 0 register 14
- Move from Coprocessor 0
  - mfc0 \$t0, Cause
  - Moves contents of Cause into \$t0

### mfc0

010000	00000	\$t0 (8)	Cause <b>(13)</b>	00000000000
31:26	25:21	20:16	15:11	10:0



# **Exception Causes**


Exception	Cause
Hardware Interrupt	0x0000000
System Call	0x00000020
Breakpoint / Divide by 0	0x00000024
<b>Undefined Instruction</b>	0x00000028
Arithmetic Overflow	0x00000030

Extend multicycle MIPS processor to handle last two types of exceptions




# MICROARCHITECTURE

### Exception Hardware: EPC & Cause






# Control FSM with Exceptions





## Exception Hardware: mfc0





# MICROARCHITECTURE

### Advanced Microarchitecture

- Deep Pipelining
- Branch Prediction
- Superscalar Processors
- Out of Order Processors
- Register Renaming
- SIMD
- Multithreading
- Multiprocessors



# Deep Pipelining

- 10-20 stages typical
- Number of stages limited by:
  - Pipeline hazards
  - Sequencing overhead
  - Power
  - Cost



### **Branch Prediction**

- Ideal pipelined processor: CPI = 1
- Branch misprediction increases CPI
- Static branch prediction:
  - Check direction of branch (forward or backward)
  - If backward, predict taken
  - Else, predict not taken
- Dynamic branch prediction:
  - Keep history of last (several hundred) branches in branch target buffer, record:
    - Branch destination
    - Whether branch was taken



## **Branch Prediction Example**

```
add $s1, $0, $0  # sum = 0
add $s0, $0, $0  # i = 0
addi $t0, $0, 10  # $t0 = 10

for:
  beq $s0, $t0, done # if i == 10, branch
  add $s1, $s1, $s0 # sum = sum + i
  addi $s0, $s0, 1 # increment i
  j for
done:
```




### 1-Bit Branch Predictor

- Remembers whether branch was taken the last time and does the same thing
- Mispredicts first and last branch of loop



### 2-Bit Branch Predictor




### Only mispredicts last branch of loop



# Superscalar

- Multiple copies of datapath execute multiple instructions at once
- Dependencies make it tricky to issue multiple instructions at once





# MICROARCHITECTURE

## Superscalar Example

```
$t0, 40($s0)
lw
add $t1, $t0, $s1
sub $t0, $s2, $s3
                            Ideal IPC: 2
                            Actual IPC: 2
and $t2, $s4, $t0
   $t3, $s5, $s6
or
   $s7, 80($t3)
SW
                                                       6
                                                             7
                                                                  Time (cycles
        lw $t0, 40($s0)
                                          DM
        add $t1, $s1, $s2
        sub $t2, $s1, $s3
                                                DM
        and $t3, $s3, $s4
        or $t4, $s1, $s5
                                                      DM
                                                             RF
           $s5, 80($s0)
```

Chapter 7 < 122>

# Superscalar with Dependencies

lw \$t0, 40(\$s0) add \$t1, \$t0, \$s1 sub \$t0, \$s2, \$s3 Ideal IPC: 2 Actual IPC: 6/5 = 1.2and \$t2, \$s4, \$t0 or \$t3, \$s5, \$s6 sw \$s7, 80(\$t3) Time (cycles) lw \$t0, 40(\$s0) add \$t1, (\$t0), \$s1 sub \$t0, \$s2, \$s3 and \$t2, \$s4, \$t0 \$t3<u>,</u> \$s5, \$s6 sw \$s7, 80((\$t3))



### Out of Order Processor

- Looks ahead across multiple instructions
- Issues as many instructions as possible at once
- Issues instructions out of order (as long as no dependencies)

### Dependencies:

- RAW (read after write): one instruction writes, later instruction reads a register
- WAR (write after read): one instruction reads, later instruction writes a register
- WAW (write after write): one instruction writes, later instruction writes a register



### Out of Order Processor

- Instruction level parallelism (ILP): number of instruction that can be issued simultaneously (average < 3)</li>
- Scoreboard: table that keeps track of:
  - Instructions waiting to issue
  - Available functional units
  - Dependencies



# Out of Order Processor Example


```
$t0, 40($s0)
lw
add $t1, $t0, $s1
                                   Ideal IPC: 2
sub $t0, $s2, $s3
                                   Actual IPC: 6/4 = 1.5
and $t2, $s4, $t0
    $t3, $s5, $s6
or
                                            3
                                                                     7
                                      2
                                                        5
                                                               6
sw $s7, 80($t3)
                                                                          Time (cycles)
              lw $t0, 40($s0)
              or $t3, $s5, $s6
                      RAW
                 $s7, \80(($t3))
          two cycle latency
          between load and \RAW
          use of $t0
              add $t1, ($t0), $s1
              sub ($t0), $s2, $s3
                       RAW
              and $t2, $s4, ($t0)
```

# Register Renaming

```
lw $t0, 40($s0)
add $t1, $t0, $s1
sub $t0, $s2, $s3
                           Ideal IPC: 2
                            Actual IPC: 6/3 = 2
and $t2, $s4, $t0
   $t3, $s5, $s6
or
sw $s7, 80($t3)
                                                       6
                                                            Time (cycles)
         $t0, 40($s0)
       sub $r0, $s2, $s3
                RAW
    2-cycle RAW
              $s4, ($r0)
       and $t2
                                                 DM
       or $t3,\$s5, $s6
                 RAW
       add $t1, ($t0), $s1
                                                       DM
       sw $s7, 80($t3)
```

### SIMD

- Single Instruction Multiple Data (SIMD)
  - Single instruction acts on multiple pieces of data at once
  - Common application: graphics
  - Perform short arithmetic operations (also called packed arithmetic)
- For example, add four 8-bit elements





## Advanced Architecture Techniques

### Multithreading

Wordprocessor: thread for typing, spell checking, printing

### Multiprocessors

Multiple processors (cores) on a single chip



# **Threading: Definitions**

- Process: program running on a computer
  - Multiple processes can run at once: e.g., surfing
     Web, playing music, writing a paper
- Thread: part of a program
  - Each process has multiple threads: e.g., a word processor may have threads for typing, spell checking, printing



### Threads in Conventional Processor

- One thread runs at once
- When one thread stalls (for example, waiting for memory):
  - Architectural state of that thread stored
  - Architectural state of waiting thread loaded into processor and it runs
  - Called context switching
- Appears to user like all threads running simultaneously



# Multithreading

- Multiple copies of architectural state
- Multiple threads active at once:
  - When one thread stalls, another runs immediately
  - If one thread can't keep all execution units busy, another thread can use them
- Does not increase instruction-level parallelism (ILP) of single thread, but increases throughput

Intel calls this "hyperthreading"



# Multiprocessors

- Multiple processors (cores) with a method of communication between them
- Types:
  - Homogeneous: multiple cores with shared memory
  - Heterogeneous: separate cores for different tasks (for example, DSP and CPU in cell phone)
  - Clusters: each core has own memory system



### Other Resources

- Patterson & Hennessy's: Computer
   Architecture: A Quantitative Approach
- Conferences:
  - www.cs.wisc.edu/~arch/www/
  - ISCA (International Symposium on Computer Architecture)
  - HPCA (International Symposium on High Performance Computer Architecture)

