* ***mpc\_imsgn\_e***

SOLUTION:

* + Signal ***mpc\_imsgn\_e*** is computed in an OR gate. Let’s focus on the first input (for non-atomic load instructions), as the second input is for atomic load instructions.
  + Bit 15 of the Instruction Register (mpc\_ir\_e) is used, as this is the MSB of the Immediate (i.e. the sign bit) that we have to extend. Note that for the ***lw*** instructions we are analyzing here, bit 31 of IR is 1.
* ***mpc\_dcba\_w***

SOLUTION:

* + This signal is registered from the E-Stage (*m14k\_mpc\_dec* module), signal ***pbus\_type\_e***[2:0]. This signal is encoded as: *0-nil, 1-load, 2-store, 3-pref, 4-sync, 5-ICacheOp, 6-DCacheOp*. Thus, when (***pbus\_type\_e*** *== 3'h1*), ***mpc\_dcba\_w***=1, and the data from the *lw* is selected.