

APRIL 21, 2016

# CS223- Hardware Laboratory

## CS223-MINIPROJECT 3

MINI PROJECT - 3

PRESENTED BY: ANUPAM DAS

1401CS52

## Testing Code

	Machine	Address	Assembly	
<i>main:</i>	20020005	0	<i>addi \$2, \$0, 5</i>	
	2003000C	4	<i>addi \$3, \$0, 12</i>	
	2067FFF7	8	<i>addi \$7, \$3, -9</i>	
	00E22025	c	<i>or \$4, \$7, \$2</i>	
	00642824	10	<i>and \$5, \$3, \$4</i>	
	00A42820	14	<i>add \$5, \$5, \$4</i>	
	10A7000A	18	<i>beq \$5, \$7, end</i>	
	0064202A	1c	<i>slt \$4, \$3, \$4</i>	
	10800001	20	<i>beq \$4, \$0, around</i>	
	20050000	24	<i>addi \$5, \$0, 0</i>	
<i>around:</i>	00E2202A	28	<i>slt \$4, \$7, \$2</i>	
	00853820	2c	<i>add \$7, \$4, \$5</i>	
	00E23822	30	<i>sub \$7, \$7, \$2</i>	
	00E23827	34	<i>nor \$7, \$7, \$2</i>	(Added new)
	00E23826	38	<i>xor \$7, \$7, \$2</i>	(Added new)
	00E53827	3C	<i>nor \$7, \$7, \$5</i>	(Added new)
	20E70005	40	<i>addi \$7, \$7, 5</i>	(Added new)
	30E70005	44	<i>andi \$7, \$7, 5</i>	(Added new)
	00E2381A	48	<i>div \$7, \$7, \$2</i>	(Added new)
	AC670044	4C	<i>sw \$7, 68(\$2)</i>	
	8C020050	50	<i>lw \$2, 80(\$0)</i>	
	08000017	54	<i>j end</i>	(Updated)
	20020001	58	<i>addi \$2, \$0, 1</i>	
<i>end:</i>	AC020054	5C	<i>sw \$2, 84(\$0)</i>	

## ***Instructions added to extend the single cycle CPU architecture:***

- XOR
- DIV
- NOR
- ANDI

### ***XOR:***

R-Type Instruction.

Opcode: 100110

Changes:

**In aludec** (input [5:0] funct, input [1:0] aluop, output reg [3:0] alucontrol);

Added a case for a new function: 6'b100110: alucontrol <= 4'b0101; // XOR \*

**In alu** (input [31:0] a, b, input [3:0] alucont, output reg [31:0] result, output zero);

Added a ALU control case

3'b101: result <= a ^ b; //xor \*

### ***DIV:***

R-Type Instruction.

Opcode: 011010

Changes:

**In aludec** (input [5:0] funct, input [1:0] aluop, output reg [3:0] alucontrol);

Added a case for a new function: 6'b011010: alucontrol <= 4'b0100; // DIV \*

**In alu** (input [31:0] a, b, input [3:0] alucont, output reg [31:0] result, output zero);

Added a ALU control case

3'b100: result <= a / b; //div \*

**NOR:**

R-Type Instruction.

Opcode: 100111

Changes:

**In aludec** (input [5:0] funct, input [1:0] aluop, output reg [3:0] alucontrol);

Added a case for a new function: 6'b100111: alucontrol <= 4'b0110; // NOR \*

**In alu** (input [31:0] a, b, input [3:0] alucont, output reg [31:0] result, output zero);

Added a ALU control case

3'b110: result <= ~OR; //nor \*

**ANDI:**

I-Type Instruction.

Opcode: 100110

Changes:


**In aludec** (input [5:0] funct, input [1:0] aluop, output reg [3:0] alucontrol);

Utilized spare 2'b11 aluopcode :: 2'b11: alucontrol <= 4'b0000; // andi \*

## Wave of New Updated Instructions used by MIPS single-cycle.


1.

00E23827      34      *nor \$7, \$7, \$2*      (Added new)




2.

00E23826      38      *xor \$7, \$7, \$2*      (Added new)




3.

00E53827      3C      nor \$7, \$7, \$5      (Added new)



4.

20E70005      40      addi \$7, \$7, 5      (Added new)




5.

30E70005

44

andi \$7, \$7, 5

(Added new)




6.

00E2381A

48

div \$7, \$7, \$2

(Added new)




7.

08000017

54

j end

(Updated)




8.

end:

AC020054

5C

sw \$2, 84(\$0)





THANK YOU.