




Master captures D while $CLK = 0$; the slave passes it out on the rising edge. Each D-latch board is itself four NAND boards (see the d-latch folder). Power pins left out: every board also connects to $+5\text{ V}$ and GND .