

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY UNA [HP]

An Institute of National Importance under MoE Saloh, Una (HP) – 177 209

Website: www.iiitu.ac.in

AY 2022-23 School of Electronics End Semester Examination 06, December. 22

20222

Degree	B. Tech.	Branch	ECE		
Semester	V				
Subject Code & Name	ECPE22: Modelling and Testing of Digital Systems (VHDL)				
Time: 180 Minutes	Answer All Questions		Maximum: 100 Marks		

Q. No.	No. Questions		Marks
1.	a)	Implement the full adder circuit using minimum number of NAND gates and write down VHDL code using structural modeling.	[5]
	47	Describe in detail about various design units of VHDL language.	[5]
	c)	Implement 2 to 4 decoder using 1x4 demultiplexer and write down VHDL code using structural modeling.	[5]
	d)	Write down truth table and VHDL code to implement 3-bit	[5]
2.	a)	Draw the circuit and truth table for 8x1 multiplexer and write down	[5]
	b)	Draw the circuit and write down VHDL code to perform serial in serial out (SISO) operation in universal shift register.	[5]
	0	Draw the circuit and truth table for 8 to 3 encoder and write down VHDL code using dataflow modeling.	[5]
	d)	Write down truth table and VHDL code to implement BCD down counter.	[5]
3	a)	Write down VHDL code to implement a 4-bit adder using structural modeling.	[5]
_	b)	Describe the various data types used in VHDL language.	[5]
	c)	Draw the circuit and truth table for gray to binary code converter and write down VHDL code using behavioral modeling.	[5]
	d)	Write down VHDL code to implement 1x16 demultiplexer using dataflow modeling.	[5]
4	a)	Write down truth table and VHDL code to implement a 2-bit comparator using behavioral modeling.	[5]

	b)	Draw the circuit and write down VHDL code for master slave JK flip flop.	[5
	e)	Describe the various data operators used in VHDL language.	[5
	<u>d</u>)	Draw the circuit and truth table for full subtractor and write down VHDL code using dataflow modeling.	[5
5.	a)	Write a VHDL code to implement Decimal-to-BCD Encoder.	[5
	<u>b)</u>	Describe the different modeling styles in VHDL. What is process statement? How many sequential statements are there inside process statement?	[5]
	0)	Draw the circuit and truth table for D flip flop and write down VHDL code using structural modeling.	[5]
	d)	Describe about subprogram and overloading? What is the difference between Generics and Configuration?	[5]

*****GOOD LUCK*****