



User Simulator



Internal Simulator



Compiler


*Subgraph
Reduction*

*Computations,
Spatial org.,
Parameters*


*RTL
Gen.*

*Synthesis,
PNR*


Quantization, Verification




HW-Optimised
NIR Graph



Compiled
Implementation
Graph



Unrolled SNN
RTL



FPGA
Bitstream