Chapter 2: Instruction Set Architecture (Language of the Computer)

Ngo Lam Trung

[with materials from Computer Organization and Design, 5th Edition, Patterson & Hennessy, © 2014, MK and M.J. Irwin's presentation, PSU 2008]

Content

- Introduction
- MIPS Instruction Set Architecture
 - MIPS operands
 - MIPS instruction set
- Programming structures
 - Branching
 - Procedure call
- Practice
 - MIPS simulator
 - Writing program for MIPS

What is MIPS, and why MIPS?


- CPU designed by John Hennessy's team
 - Stanford's president 2000-2016
 - 2017 Turing award for RISC development
 - "god father" of Silicon Valley
- Very successful CPU in 80s-90s, the first that have 64 bit architecture
- Still very popular in embedded market: set top box, game console,...
- Simple instruction set, appropriate for education (the mini instruction set)

Computer language: hardware operation

- Want to command the computer?
 - → You need to speak its language!!!
- Example: MIPS assembly instruction

add a, b, c
$$\#a \leftarrow b + c$$

- Operation performed
 - add b and c,
 - then store result into a



Hardware operation

■ What does the following code do?

```
add t0, g, h
add t1, i, j
sub f, t0, t1
```

Equivalent C code

$$f = (g + h) - (i + j)$$

→ Why not making 4 or 5 inputs instructions?

→ DP1: Simplicity favors regularity!

Operands

- Object of operation
 - Source operand: provides input data
 - Destination operand: stores the result of operation
- MIPS operands
 - Registers
 - Memory locations
 - Constant/Immediate


MIPS operands

Name	Example	Comments	
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic, register \$zero always equals 0, and register \$at is reserved by the assembler to handle large constants.	
words Memory[4294967292]		Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.	

Register operand: MIPS Register File

- Special memory inside CPU, called register file
- 32 slots, each slot is called a register
- Each register holds 32 bits of data (a word)
- Each register has an unique address, and a name
- Register's address is from 0 to 31, represented by 5 bits


Data types in MIPS




MIPS32 registers hold 32-bit (4-byte) words. Other common data sizes include byte, halfword, and doubleword.

Register operand: MIPS Register File

- Register file in MIPS CPU
 - Two read ports with two source address
 - One write port with one destination address
 - □ Located in CPU → fast, small size



MIPS Register Convention



- MIPS: load/store machine.
- Typical operation
 - Load data from memory to register
 - Data processing in CPU
 - Store data from register to memory

Register operand: MIPS Register File


- Register file: "work place" right inside CPU.
- Larger register file should be better, more flexibility for CPU operation.
- Moore's law: doubled number of transistor every 18 mo.
- Why only 32 registers, not more?

→ DP2: Smaller is faster!

Effective use of register file is critical!


Memory operand

- Data stored in computer's main memory
 - Large size
 - □ Outsize CPU →Slower than register
- Operations with memory operand
 - Load values from memory to register
 - Store result from register to memory



Byte addressable Word aligned

MIPS memory organization



Memory operand

Sample instruction

```
lw $t0,32($s3)
#do sth
#
sw $t0,48($s3)
                    CPU
                                         32
                                S3
                                 Memory
```


Byte Addresses

□ Big Endian: leftmost byte is word address

IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA

□ Little Endian: rightmost byte is word address

Intel 80x86, DEC Vax, DEC Alpha (Windows NT)



Example

- Consider a word in MIPS memory consists of 4 byte with hexa value as below
- What is the word's value?

address	value		
X+3	68		
X+2	1B		
X+1	5D		
X	FA		

MIPS is big-endian: address of MSB is X

→ word's value: FA5D1B68

Immediate operand

- Immediate value specified by the constant number
- Does not need to be stored in register file or memory
 - Value encoded right in instruction → very fast
 - Fixed value specified when developing the program
 - Cannot change value at run time

Immediate operand

- What is the mostly used constant?
- □ The special register: \$zero
- Constant value of 0
- Why?

→ DP3: Making common cases fast!

Instruction set

- 3 instruction formats:
 - Register (R)
 - Immediate (I)
 - Branch (J)
- R-instruction: all operands are register
- □ I-instruction: one operand is immediate
- J-instruction: the unconditional branch
- Note: All MIPS instructions are 32 bits long
- → Why not only one format?
- → DP4: Good design demands good compromises!

5 instruction types

- Arithmetic: addition, subtraction
- Data transfer: transfer data between registers, memory, and immediate
- □ Logical: and, or, shift
- Conditional branch
- Unconditional branch

Overview of MIPS instruction set

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
outogory	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
Arithmetic	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3 \$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,\$s3	\$\$1 = \$\$2 - \$\$3 \$\$1 = \$\$2 + 20	Used to add constants
	load word		\$s1 = \$s2 + 20 \$s1 = Memory[\$s2 + 20]	Word from memory to register
			3.	, ,
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory Halfword memory to register
		1h \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	, ,
	load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
Data	store half	sh \$s1,20(\$s2)	Memory[$$s2 + 20$] = $$s1$	Halfword register to memory
transfer	load byte	lb \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	load byte unsigned	lbu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 ¹⁶	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2 \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2 20	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
branch	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
	jump	j 2500	go to 10000	Jump to target address
Unconditional .	jump register	jr \$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

Fig. 2.1

MIPS Instruction set: Arithmetic operations

MIPS arithmetic statement

```
add rd, rs, rt #rd ← rs + rt

sub rd, rs, rt #rd ← rs - rt

addi rd, rs, const #rd ← rs + const
```

- rs 5-bits register file address of the first source operand
- rt 5-bits register file address of the second source operand
- rd 5-bits register file address of the result's destination

Example

- □ Currently \$s1 = 6
- What is value of \$s1 after executing the following instruction

```
addi $s2, $s1, 3
```

addi \$s1, \$s1, -2

sub \$s1, \$s2, \$s1

MIPS Instruction set: Logical operations

Basic logic operations

```
and rd, rs, rt  #rd ← rs & rt

andi rd, rs, const #rd ← rs & const

or rd, rs, rt  #rd ← rs | rt

ori rd, rs, const #rd ← rs | const

nor rd, rs, rt  #rd ← rs | rt)
```

 \blacksquare Example \$s1 = 8 = 0000 1000, \$s2 = 14 = 0000 1110

```
and $s3, $s1, $s2
or $s4, $s1, $s2
```

MIPS Instruction set: Logical operations

Logical shift and arithmetic shift: move all the bits left or right

MIPS Instruction set: Memory Access Instructions

MIPS has two basic data transfer instructions for accessing memory

```
lw $t0, 4($s3) #load word from memory
sw $t0, 8($s3) #store word to memory
```

- □ The data is loaded into (lw) or stored from (sw) a register in the register file
- □ The memory address is formed by adding the contents of the base address register to the offset value
- Offset can be negative, and must be multiple of 4

MIPS Instruction set: Load Instruction

Load/Store Instruction Format:

CO&ISA, NLT 2021 27

data

word address (hex)

MIPS Control Flow Instructions

MIPS conditional branch instructions:

```
bne $s0, $s1, Exit #go to Exit if $s0\neq$s1
beq $s0, $s1, Exit #go to Exit if $s0=$s1

• Ex: if (i==j)

• h = i + j;

• bne $s0, $s1, Exit

• add $s3, $s0, $s1

• Exit : ...
```

Example

start:

addi s0, zero, 2 #load value for s0

addi s1, zero, 2

addi s3, zero, 0

beq s0, s1, Exit

add s3, s2, s1

Exit: add s2, s3, s1

.end start

What is final value of s2?

In Support of Branch Instructions

- □ How to use beq, bne, to support other kinds of branches (e.g., branch-if-less-than)?
- Set flag based on condition: slt
- Set on less than instruction:

```
slt $t0, $s0, $s1  # if $s0 < $s1  then  # $t0 = 1  else  # $t0 = 0
```

Alternate versions of slt

```
slti $t0, $s0, 25  # if $s0 < 25 then $t0=1 ...
sltu $t0, $s0, $s1  # if $s0 < $s1 then $t0=1 ...
sltiu $t0, $s0, 25  # if $s0 < 25 then $t0=1 ...</pre>
```

How about set on bigger than?

Unconditional branch

MIPS also has an unconditional branch instruction or jump instruction:

```
j label #go to label
```

Example

Write assembly code to do the following

```
if (i<5)
    X = 3;
else
    X = 10;</pre>
```

Solution

Representation of MIPS instruction

- □ All MIPS instructions are 32 bits wide
- Instructions are 32 bits binary number

3 Instruction Formats: all 32 bits wide

ор	rs	rt	rd	sa	funct	R format
ор	rs	rt	imm	I format		
op jump target						J format

Reference: MIPS Instruction Reference (MIPS_IR.pdf)


R-format instruction

All fields are encoded by mnemonic names



op	6-bits	opcode that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode

Example of R-format instruction



- Each instruction performs one operation
- □ Each specifies exactly three operands that are all contained in the datapath's register file (\$±0,\$s1,\$s2)

destination ← source1 op source2

Binary code of Instruction



Example

Find machine codes of the following instructions

```
lw $t0,0($s1) # initialize maximum to A[0]
addi $t1,$zero,0 # initialize index i to 0
add $t1,$t1,1 # increment index i by 1
```


Example of I-format instruction

Machine format (I format):

ΟχΟΑ	10	Q	0×0E
UXUA	18	Ö	UXUF


- The constant is kept inside the instruction itself!
 - □ Immediate format limits values to the range +2¹⁵—1 to -2¹⁵

How MIPS executes program?



MIPS instruction cycle

- Program flow controlled by the PC register
 - □ PC: Program Counter
 - Specifies address of the next instruction to be fetched
 - Auto-increment after each instruction fetch
- MIPS instruction fetch cycle



Before fetching instruction i

After fetching instruction i

Example

The simple switch

```
switch(test) {
    case 0:
        a=a+1; break;
    case 1:
        a=a-1; break;
    case 2:
        b=2*b; break;
    default:
}
```

Assuming that: test, a, b are stored in \$s1,\$s2,\$s3

```
Solution
     beq s1,t0,case 0
     beq s1,t1,case 1
     beq s1,t2,case 2
       default
     h
case 0:
     addi s2,s2,1
                        #a=a+1
            continue
     b
case 1:
                        \#a = a - 1
           s2,s2,t1
      sub
            continue
      h
case 2:
            s3,s3,s3
                        \#b = 2 * b
      add
      b
            continue
default:
continue:
```

Exercise

■ How branch instruction is executed?

Example

Write assembly code correspond to the following C code

```
for (i = 0; i < n; i++)
sum = sum + A[i];
```

loop:

```
add s1,s1,1
                 #i=i+step
add t1,s1,s1
                 #t1=2*s1
add t1,t1,t1
                 #+1=4*s1
                 #t1 <- address of A[i]</pre>
add
     t1,t1,s2
lw
                 #load value of A[i] in t0
     t0,0(t1)
add s5,s5,t0
                 #sum = sum+A[i]
bne s1,s3,loop #if i != n, goto loop
```

Example

The simple while loop: while (A[i]==k) i=i+1;

Assuming that: i, A, k are stored in \$s1,\$s2,\$s3

Solution

```
loop: add $t1,$s1,$s1
                                # t1 = 4*i
      add $t1,$t1,$t1
                                #
      add $t1,$t1,$s2
                                # t1 = A + 4*I,
                                  address of A[i]
            $t0,0($t1)
      lw
                                # load data in A[i]
                                  into t0
      bne $t0,$s3,endwhl
                                #
                                #
      addi $s1,$s1,1
                                #
            loop
endwhl: ...
                                #
```

Instructions for Accessing Procedures

MIPS procedure call instruction:

jal ProcedureAddress #jump and link

- Saves PC+4 in register \$ra to have a link to the next instruction for the procedure return
- Machine format (J format):

Then can do procedure return with

Instruction format (R format):

	94		1	0.000
1 0 1	। उ।		1	UXUO