



**Project name:** Sum of three numbers using VHDL

**Dr.name:** Dr.Anas Mellhem

NAME:	ID:
Ahmad Osama Al-hajqasem	201810048
Huthaifa Jamal Salman	201810018
Ahmad Sameer	201810983


## Introduction:

---


In our previous lecture, we learned how to add one bit to one bit using a Half adder, figure (1.1)

After that learned how to increase the bit number from adding two-bit to adding a three-bit number using a full adder figure (1.2), after that, we learned to add two numbers with different bit numbers using Ripple Carry adder and we are here to learn how to add

Three numbers each number 4 bit




1.1



1.2

## Design:

---



Let's talk about the design, the design contains two-component  
The first component is FA we need in this fourth separate Full Adder  
The input of this FA is (x,y,z) each input has 4 bits each bit of each input  
Enter in each FA after that the output of half adder its sum and carry  
The sum is 4 bits and the carry also 4 bits the bits number is 8 bits  
So this output enters the RCA and we know in our previous lecture  
The RCA added two numbers with different lengths (n-bits).after that  
We get the output we have here six bits output the sum 5 bit and the carry  
1 bit.


## Project description:

---

Step 1: open Quartus program to start writing code and select a new project

And start to write


Step 2: create Ha component



So in HA, we defined the port input and output and then write the architecture

This architecture study it in a previous lecture


### Step 3: create FA component



As we learned in the previous lecture we defined the input and output and write the architecture as we learned in the previous lecture


Step 4: create the RCA component as we learned in the previous lecture

Defined the input and output and the architecture



Step 5 : the main in this step write the stage one and two the project

As we see in this screenshot



Create the entity in the entity defined the input

We have here 3 inputs the type of this input std-logic\_vector

Each input length is 4 bits

Defined the output the sum and the carry the sum length is 5 bits

And the carry length is one bit

As we see in the screenshot

```
entity trca is
port (x,y,z:in std_logic_vector (3 downto 0) ;su:out std_logic_vector (4 downto 0);c:out std_logic );
end entity ;
```

Defined the architecture

In the architecture, we defined the component we need in this project

The first component is FA :

```
component FA is
port (a,b,c0:in std_logic ;s,c:out std_logic);
end component ;
```

Then, Defined the component RCA

```
component RCA is
port (a,b:in std_logic_vector (4 downto 0);s:out std_logic_vector(4 downto 0);c:out std_logic);
end component ;
signal si,ci:std_logic_vector(4 downto 0):="00000";
```

Defined the signal the point of creating signals is to connect between full adders

And RCA

```
RCA1:RCA port map(a=>si,b=>ci,s=>su,c=>c);
```

After that, we create 4 FA

And connect it with inputs and signals


```
FA1:FA port map(a=>x(0),b=>y(0),c0=>z(0),s=>si(0),c=>ci(1));
FA2:FA port map(a=>x(1),b=>y(1),c0=>z(1),s=>si(1),c=>ci(2));
FA3:FA port map(a=>x(2),b=>y(2),c0=>z(2),s=>si(2),c=>ci(3));
FA4:FA port map(a=>x(3),b=>y(3),c0=>z(3),s=>si(3),c=>ci(4));
```

After that, we create RCA component

And connect it with signals and output


```
RCA1:RCA port map(a=>si,b=>ci,s=>su,c=>c);
```

We are finished here writing coding



Now we need to write a test bench to test this project





First, we create a new text file and save it as vht

Defined an entity without put and input

```
entity trca_tb is
end entity ;
```

Defined the architecture and defined the project we made as component

```
port (x,y,z:in std_logic_vector (3 downto 0) ;su:out std_logic_vector (4 downto 0);c:out std_logic );
end component ;
```

Defined the signal, these signals use as input and output in this test

Defined the component and connect the input and output with signals

```
DUT1: trca PORT MAP (
x => xtb,
y => ytb,
z => ztb,
su=> stb,
c =>cout);
```

After that, we defined a process and enter the value u want to test


```
stim_proc: process
begin

xtb <= "1100";
ytb <= "1101";
ztb <= "1110";
wait for 100 ns;

xtb <= "1111";
ytb <= "1000";
ztb <= "1001";
wait for 100 ns ;

xtb <= "1110";
ytb <= "0101";
ztb <= "0111";
wait for 100 ns ;
end process;
end architecture ;
```

Final we have the test bench result :



Thanks for reading