### DIGITAL DESIGN COURSE PROJECT

#### TRAFFIC LIGHT CONTROLLER


Bhavya Manish Sharma (B20EE013) Ghelani Shubham Bhaveshbhai (B20EE019) Gohel Mruganshi Jatinbhai(B20CS014)

#### Introduction

• A design of a modern Traffic Light Controller System to manage the road traffic.


• The main objective was to design a hardware that directs the unit to glow correct traffic light in all the four directions of the road at appropriate times for the specified time intervals. Finite state machine model was used to


implement the same.






### **BLOCK DIAGRAM**





### STATE DIAGRAM



### STATE TABLE

			STA	TE		TH	13	1				
stalis	n-r	N-lig	n-g	3-2	- ligh S-y	uts	E.	ey	e-9	W-1	w-y	w-9
STATE O (North)	0	0	1	1	0	0	1	0	0	1	0	0
STATE 1	*	0	D	D		0		0				
CSOLUTH-Y) STATE 2	1	0	0	0	0	1	1	0	0	1	0	D
C South) STATE 3	1	0	0	1	0	0	O	1	0	1.	0	0
(East-y)								20			2	7
STATE 4 ( East)	1	0	0	1	0	0	0	0	- 1	1	0	0
STATES (West-y)	1	0	D		0	0	-	0	0	0	1	0
STATE G (West)	1	0	0	1	0	0	1	0	0	0	0	1
STATE 7	D	1 0	)		D	0	1	0	0	1	0	D
(Nerth-y)									-		11-	

#### General description of code

- We have implemented our design code for traffic light controller using Finite State Machine with 8 states.
- In this clk and rst\_a are two input signal and n\_lights, s\_lights, e\_lights and w\_lights are 3 bit registers used to store value for the 12 output signals(n\_r,n\_y,n\_g,s\_r,s\_y,s\_g,e\_r,e\_y,e\_g,w\_r,w\_y,w\_g).
- The first bit of register gives the value for red light, second bit of register gives the value of yellow light and third bit of register gives the value of green light.
- On the reset signal, design will enter into north state and start giving output after reset will go low. Design will turn on green light for eight clock cycles and yellow light for four clock cycles.
  - Design will start with north, then goes into south, then east and finally into west and by this it will keep going.

#### **Detailed Logic of code**

- We have 12 different outputs (here, LED's) and they are divided into 4 sets with 3 in each of them i.e. Red, Yellow and Green and the 4 sets are representing the 4 directions i.e. North, South, East and West.
- We have a clock and a reset button. Pressing the reset button will bring back the circuit to default state i.e. North state. After 8 counts, the yellow light of the next state will turn on and red will turn off. In this case south's yellow light will turn on. After next 4 counts, the yellow light will turn off and green light will turn on. Also the north will now turn red. Same will happen for other states.
- We have 3 bit binary numbers which will represent the state of every direction. After that using these binary numbers we will assign the single digit binary number to our 12 final variables.

```
module clk divider(cin,clk);
input cin;
output clk;
reg [27:0] count=0;
always@(posedge cin)
   count = count + 1;
assign clk = count[27];
endmodule
always @(state)
    begin
       case (state)
         north :
             begin
                n lights = 3'b001;
                s lights = 3'bl00;
                e lights = 3'bl00;
                w lights = 3'bl00;
             end // case: north
```

```
begin
   if (rst a)
       begin
           state=north;
           count =3'b000;
       end
   else
       begin
           case (state)
           north :
               begin
                    if (count==3'bl11)
                        begin
                        count=3'b000;
                        state=south y;
                        end
                    else
                        begin
                        count=count+3'b001:
                        state=north;
                        end
                end
```

always @(posedge clk, posedge rst a)

## PINS AND VARIABLES

No.	Name of the pin	Direction	Width	Description
1	N_r, n_y, n_g	Output	1 each(total 3)	North lights
2	S_r, s_y, s_g	Output	1 each(total 3)	South lights
3	E_r, e_y, e_g	Output	1 each(total 3)	East lights
4	W_r, w_y, w_g	Output	1 each(total 3)	West lights
5	clk	Input	1	Clock signal
6	Rst_a	Input	1	Reset signal

# SIMULATION

