
#### Good First Issues in Qiskit-Terra

Tharrmashastha SAPV

Mentor: Luciano Bello



```
from qiskit import QuantumCircuit, execute
from giskit import Aer, IBMQ
from qiskit.providers.aer.noise import NoiseModel
# Choose a real device to simulate from IBMQ provider
provider = IBMQ.load_account()
backend = provider.get backend('ibmg vigo')
coupling_map = backend.configuration().coupling_map
# Generate an Aer noise model for device
noise model = NoiseModel.from backend(backend)
basis_gates = noise_model.basis_gates
# Generate 3-qubit GHZ state
num_qubits = 3
circ = QuantumCircuit(3, 3)
circ.h(0)
circ.cx(0, 1)
circ.cx(1, 2)
circ.measure([0, 1, 2], [0, 1 ,2])
# Perform noisy simulation
backend = Aer.get_backend('qasm_simulator')
job = execute(circ, backend,
             coupling_map=coupling_map,
              noise_model=noise_model,
              basis_gates=basis_gates)
result = job.result()
print(result.get_counts(θ))
```



## Goal of the Project

Fix as many Qiskit Terra issues in Github as possible!!!

IBM Quantum / © 2020 IBM Corporation

## Current Progress



- Issue 1160 Classical conditioning on single classical bits.
  - ⇒ Single bit conditioning added to instruction class.
  - Added various tests.
  - => Errors caused
    - circuit\_to\_dag and composing circuits break.
    - circuit drawers break.
    - circuit\_to\_qasm breaks.
- ■■■ Issue 3202 Latex support for complex custom instructions.
- Issue 2092 Numbering active wires in a multi-qubit gate in latex.


## Bit Conditioning

```
AttributeError
                                          Traceback (most recent call last)
<ipython-input-3-76da3468ac34> in <module>
      5 gc = QuantumCircuit(1,2)
      6 qc.h(0).c_if(c[0],1)
----> 7 gc.draw('latex')
~/qiskit testing/qiskit terra/test repo/issuel160/qiskit-terra/qiskit/circuit/quantumcircuit.py in draw(self, output,
scale, filename, style, interactive, plot barriers, reverse bits, justify, vertical compression, idle wires, with lay
out, fold, ax, initial_state, cregbundle)
  1485
                                      initial state-initial state,
-> 1486
  1487
   1488
           def size(self):
~/qiskit testing/qiskit terra/test repo/issuel160/qiskit-terra/qiskit/visualization/circuit visualization.py in circu
it drawer (circuit, scale, filename, style, output, interactive, plot barriers, reverse bits, justify, vertical compre
ssion, idle wires, with layout, fold, ax, initial state, creqbundle)
                                              with layout=with layout,
    210
                                              initial state-initial state,
    212
            elif output == 'latex source':
    213
                return generate latex source(circuit,
~/qiskit testing/qiskit terra/test repo/issue1160/qiskit-terra/qiskit/visualization/circuit visualization.py in late
x circuit drawer(circuit, scale, filename, plot barriers, reverse bits, justify, idle wires, with layout, initial sta
te, cregbundle)
```

```
~/qiskit testing/qiskit terra/test repo/issuel160/qiskit-terra/qiskit/converters/circuit to dag.py in circuit to dag
     60
           for instruction, gargs, cargs in circuit.data:
---> 62
                dagcircuit.apply_operation_back(instruction.copy(), qargs, cargs)
     63
           dagcircuit.duration = circuit.duration
~/qiskit testing/qiskit terra/test repo/issuel160/qiskit-terra/qiskit/dagcircuit/dagcircuit.py in apply operation bac
k(self, op, qargs, cargs, condition)
   429
               all_cbits = set(all_cbits).union(cargs)
   430
--> 431
                self. check condition(op.name, op.condition)
   432
               self. check bits (gargs, self.output map)
   433
                self. check bits (all cbits, self.output map)
~/qiskit testing/qiskit terra/test repo/issue1160/qiskit-terra/qiskit/dagcircuit/dagcircuit.py in check condition(se
lf, name, condition)
   330
   331
                if (condition is not None and condition[0] not in self.clbits and
                       condition[0].name not in self.cregs):
   333
                    raise DAGCircuitError("invalid creg in condition for %s" % name)
   334
AttributeError: 'Clbit' object has no attribute 'name'
```




$$q1_0$$
: H  $c1$ :  $\sqrt{\frac{}{2}}$   $c1_0=1$ 



### Bit Conditioning





```
Traceback (most recent call last)
<ipython-input-1-dbfab0f40242> in <module>
    10 from qiskit.visualization import daq drawer
---> 12 dag drawer(circuit to dag(gc))
~/qiskit testing/qiskit terra/test repo/issue3765/qiskit-terra/qiskit/converters/circuit to dag.py in circuit to dag(circui
    57
            for instruction, qargs, cargs in circuit.data:
---> 58
               dagcircuit.apply_operation_back(instruction.copy(), qargs, cargs)
           dagcircuit.duration = circuit.duration
~/qiskit testing/qiskit terra/test repo/issue3765/qiskit-terra/qiskit/dagcircuit/dagcircuit.py in apply operation back(sel
f, op, qargs, cargs, condition)
                cargs = cargs or []
   366
--> 367
                all cbits = self. bits in condition(op.condition)
   368
                all cbits = set(all cbits).union(cargs)
    369
~/qiskit testing/qiskit terra/test repo/issue3765/qiskit-terra/qiskit/dagcircuit/dagcircuit.py in bits in condition(self,
   309
                   list[Clbit]: list of classical bits
   310
--> 311
               return [] if cond is None else list(cond[0])
   312
            def add op node(self, op, qargs, cargs):
TypeError: 'Clbit' object is not iterable
```



#### <u>Issue 3202</u>









IBM Quantum / © 2020 IBM Corporation

#### <u>Issue</u> 2092







#### Future Works



- Support for single bit conditioning in registerless circuits.
- Work on multiple issues in Visualization and Tools.
  - Adding tests for various visualization modules.
  - Complex custom instruction support in mpl drawer.
- Issues related to transpilers.
- Issues beyond 'Good First Issues'.



# Thank You

IBM Quantum / © 2020 IBM Corporation