



### Implementing an example algorithm

- Algorithm as a program
  - · operations data-part
  - · sequence and conditions control-part
- GCD (Greatest Common Divisor)

- operations comparisons and subtraction
- implementing an operation?
  - A < B == A B < 0 / A != B == A B != 0 only subtracter is needed?!
- the same hardware for all operations or calculating in parallel?
  - speed or size? [and is it a problem at all?]

© Peeter Ellervee

hdl - gcd - 1



■ Department of Computer Engineering ■



### **GCD (Greatest Common Divisor)**

- Specification ~~ behavioral description
  - input/output timing fixed control signals & clock

```
process -- gcd-bhv.vhdl
  variable x, y: unsigned(15 downto 0);
begin
  -- Wait for the new input data
  wait on clk until clk='1' and rst='0';
  x := xi; y := yi; rdy <= '0';
  wait on clk until clk='1';
  -- Calculate
  while x \neq y = y
   if x < y then y := y - x;
    else
                   x := x - y;
                                  end if;
  end loop;
  -- Ready
           rdy <= '1';
  xo \le x;
  wait on clk until clk='1';
end process;
```

#### **Problems**

- inner loop not clocked
- complex wait statement
- ( multiple wait statements )

#### What to look for?

- different synthesis tools
- minimizing resources
- maximizing performance

Target technologies - ASIC, FPGA

VHDL code & testbenches

http://mini.pld.ttu.ee/~lrv/gcd/





### GCD - synthesizable code?

Clocked behavioral style

```
process -- gcd-bhvc.vhdl
  variable x, y: unsigned(15 downto 0);
begin
 -- Wait for the new input data
  while rst = '1' loop
   wait on clk until clk='1';
  end loop;
            y := yi; rdy <= '0';
 x := xi;
  wait on clk until clk='1';
  -- Calculate
  while x \neq y loop
   if x < y then y := y - x;
    else
                                  end if;
                 x := x - y;
    wait on clk until clk='1';
  end loop;
  -- Ready
  xo \le x;
            rdy <= '1';
  wait on clk until clk='1';
end process;
```

ASIC: synthesizable 961 e.g. / 20.0 ns 2 sub-s, 2 comp-s

FPGA: non-synthesizable wait statements in loops :( explicit FSM needed :( :(

Possible trade-offs

- functional unit sharing
- universal functional units
- out-of-order execution

© Peeter Ellervee

hdl - gcd - 3



■ Department of Computer Engineering ■



#### GCD - behavioral FSM

```
process begin -- gcd-bfsm.vhdl
 wait on clk until clk='1';
  case state is
  -- Wait for the new input data
  when S wait =>
  if rst='0' then
    x<=xi; y<=yi; rdy<='0'; state<=S_start;</pre>
  end if;
  -- Calculate
  when S start =>
    if x \neq y then
      if x < y then y \le y - x;
                       x \le x - y;
                                       end if;
      else
      state<=S_start;
      xo<=x; rdy<='1'; state<=S_ready;</pre>
    end if;
  -- Ready
  when S_ready =>
                     state<=S_wait;
  end case;
```

ASIC: synthesizable 911 e.g. / 19.4 ns 2 sub-s, 2 comp-s

FPGA: synthesizable 108 SLC / 9.9 ns 2 sub-s, 2 comp-s

Can it be made better?

Again the possible trade-offs

- functional unit sharing one operation per clock step
- universal functional units A<B == A-B<0 / A/=B == A-B/=0
- out-of-order execution subtracting first then deciding

© Peeter Ellervee hdl - gcd - 4

end process;





### GCD example - universal functional units?


• A<B == A-B<0 / A/=B == A-B/=0

```
-- Three operations:
                                         -- ALU - subtracting and then comparing
     subtraction, and
                                         x_out <= xi - yi;</pre>
                                                               xo <= x out;</pre>
                                        process (x out)
     comparisons not-equal &
                                           variable or tmp: unsigned(15 downto 0);
     less-than
xo <= xi - yi;
                                        begin
                                           or tmp(15) := x out(15);
ne <= '1' when xi /= yi else '0';
                                           for i in 14 downto 0 loop
                                             or tmp(i) := or tmp(i+1) or x out(i);
lt <= '1' when xi < yi else '0';</pre>
                                          ne <= to bit(or tmp(0));</pre>
                                         end process;
  ASIC: 209 e.g. / 19.9 ns
                                         lt <= to bit(x out(15));</pre>
```

ASIC: 148 e.g. / 21.8 ns /

FPGA: 20 SLC / 12.1 ns three adder chains!





FPGA: 12 SLC / 14.6 ns

© Peeter Ellervee

hdl - gcd - 5



■ Department of Computer Engineering ■



### GCD example - design space exploration

- Different solutions http://mini.pld.ttu.ee/~lrv/gcd/gcd.html
  - gcd-bhv.vhdl pure behavioral description, non-synthesizable
  - gcd-bhvc.vhdl fully clocked behavioral style, some synthesis tools can handle
  - gcd-bfsm.vhdl so called behavioral FSM (explicit FSM & behavioral data-path), synthesizable (but how efficient it is?)
  - gcd-rtl1.vhdl single ALU, 3 clock cycles per iteration –
     1) "not equal?", 2) "less than?", 3) subtract

```
#1# a=x-y; a!=0 ? #2# : #ready#
#2# a=x-y; a<0 ? #3# : #4#
#3# y=y-x / #4# x=x-y
```

gcd-rtl2.vhdl – single ALU, 2 clock cycles per iteration –
 1) "not equal?" and "less than?", 2) subtract

```
#1# a=x-y; a!=0 ? ( a<0 ? #2# : #3# ) : #ready# #2# y=y-x / #3# x=x-y
```





### GCD example – design space exploration (2)

- Different solutions http://mini.pld.ttu.ee/~lrv/gcd/gcd.html
  - gcd-rtl3.vhdl comparator (less than) controls subtraction, 1 clock cycle per iteration small but slow (sequential) data-path

```
#1# x<y ? y=y-x : ( a=x-y; a!=0 ? x=x-y : #ready# )
```

• gcd-rtl4.vhdl – out-of-order execution – both subtractions are calculated first then the decision is made (one subtracter compares for "less than", another for "not equal")

```
#1# a1=x-y; a2=y-x; a2!=0 ? (a1<0 ? y=a2 : x=a1 ) : \#ready\#
```

• gcd-rtl5.vhdl – out-of-order execution – both subtractions are calculated first then the decision is made (one subtracter compares for "less than" but separate "not equal")

```
#1# a1=x-y; a2=y-x; x!=y ? (a1<0 ? y=a2 : x=a1 ) : #ready#</pre>
```

© Peeter Ellervee





■ Department of Computer Engineering ■



### GCD example - single ALU, 2 clock cycles per iteration

gcd-rtl2.vhdl

```
-- Next state function of the FSM
                                                                    -- ALU: subtract / less-than / not-equal
alu_o <= alu_1 - alu_2;
                                                                   alu_lt <= to_bit(alu_o(15));
                                                                   process (alu o)
  next_state <= state;</pre>
                                                                     variable or_tmp: unsigned(15 downto 0);
  case state is
  when S wait =>
                      -- Wait for the new input data
                                                                     or_tmp(15) := alu_o(15);
    if rst='0' then
                                                                     for i in 14 downto 0 loop
      xi yi sel <= '1'; ena x <= '1'; ena y <= '1';
                                                                       or_tmp(i) := or_tmp(i+1) or alu_o(i);
       next_state <= S_start;</pre>
                                                                     end \overline{loop};
    end if:
                                                                     alu_ne <= to_bit(or_tmp(0));</pre>
  when S start =>
                        -- Loop: ready?
                                                                   end process;
    else
               next_state <= S_sub_x_y; end if;</pre>
    else next_state <= S_ready;
end if;</pre>
                                                                   x_i <= xi when xi_yi_sel='1' else alu_o;</pre>
                                                                   x_1 <= xi when xi_yi_sel='1' else alu_o;
y_i <= yi when xi_yi_sel='1' else alu_o;
alu_1 <= y when sub_y_x='1' else x;</pre>
  when S_sub_y_x =>
ena_y <= '1';
                      -- Loop: y-x
sub_y_x <= '1';
                                                                  alu_2 <= x when sub_y_x='1' else y;
    next state <= S_start;</pre>
                                                                   -- Registers
  when S_sub_x_y => -- Loop: x-y
ena_x <= '1'; sub_y_x <= '0';
                                                                 process begin
                                                                     wait on clk until clk='1';
                                                                    state <= next_state;

if ena_x='1' then  x <= x_i;

if ena_y='1' then  y <= y_i;

if ena_r='1' then  xo <= x;
  next_state <= S_start;
when S_ready => -- Ready
ena_r <= '1'; set_rdy <= '1';</pre>
                                                                                                              end if;
                                                                                                              end if;
    next_state <= S_wait;
  end case:
                                                                     rdy <= set_rdy;
end process;
                                                                   end process;
```





### GCD - comparator+subtracter, 1 clock cycle

#### gcd-rtl3.vhdl

```
-- Next state function of the FSM
                                                       -- Subtracter (+not-equal)
process (state, rst, alu_ne) begin
                                                       alu_o <= alu_1 - alu_2;
  process (alu_o)
                                                         variable or_tmp: unsigned(15 downto 0);
  next state <= state;
  case state is
when S_wait => -- Wait for the new input data
if rst='0' then
                                                       begin
                                                         or_tmp(15) := alu_o(15);
                                                         for i in 14 downto 0 loop
                                                          or_tmp(i) := or_tmp(i+1) or alu_o(i);
     xi vi sel <= '1';
                            ena_xy <= '1';
                                                         end loop;
                                                         alu_ne <= to_bit(or_tmp(0));</pre>
      next_state <= S_start;</pre>
                                                       end process;
  when S_start => -- Calculate
                                                       -- Multiplexers
    if alu ne='1' then
                                                       x_i <= xi when xi yi sel='1' else alu o;</pre>
      ena_xy <= '1'; next_state <= S_start;</pre>
                                                      y_i <= yi when xi_yi_sel='1' else alu_o;
                                                       alu_1 <= y when sub_y_x='1' else x;
      alu 2 <= x when sub y x='1' else y;
ena_x <= '1' when (sub_y x='0' and ena_xy='1') or
      next_state <= S_ready;</pre>
    end if;
                                                                         xi yi sel='1' else '0';
  end 11,
when S_ready => -- Ready
ena_r <= '1'; set_rdy <= '1';</pre>
                                                       ena_y \leftarrow '1' when (sub_y_x='1' and ena_xy='1') or
                                                                         xi_yi_sel='1' else '0';
    next state <= S wait;
                                                       -- Registers
  end case;
                                                      process begin
                                                         wait on clk until clk='1';
end process;
                                                        -- Comparator (less-than)
sub_y_x <= '1' when x < y else '0';
                                                                                              end if;
                                                                                              end if;
                                                         rdy <= set_rdy;
                                                       end process;
```

© Peeter Ellervee hdl - gcd - 9



■ Department of Computer Engineering ■



### GCD example - out-of-order execution (2 sub-s)

#### gcd-rtl5.vhdl

```
-- Next state function of the FSM
                                                                 - Subtracter (x-y) / comparator (x<y)
                                                               alu_o1 <= x - y;
sub_y_x <= '1' when alu_o1(alu_o1'high)='1' else '0';
process (state, rst, alu_ne) begin
  ena_xy <= '0'; ena_r <= '0';
set_rdy <= '0'; xi_yi_sel <= '0';
  next_state <= state;</pre>
                                                                -- Subtracter (y-x)
                                                               alu_o2 <= y - x;
   -- Wait for the new input data
  when S_wait =>
  if rst='0' then
                                                                -- Comparator (y/=x)
                                                               alu_ne <= '1' when x /= y else '0';
      xi_yi_sel <= '1';
                            ena_xy <= '1';
      next_state <= S_start;</pre>
                                                               -- Multiplexers
                                                               x_i <= xi when xi_yi_sel='1' else alu_o1;</pre>
   end if:
  -- Calculate
                                                               y i <= yi when xi yi sel='1' else alu o2;
                                                                ena_x <= '1' when (sub_y_x='0' and ena_xy='1') or
  when S start =>
    if alu_ne='1' then
                                                               xi_yi_sel='1' else '0';
ena_y <= '1' when (sub_y_x='1' and ena_xy='1') or
xi_yi_sel='1' else '0';</pre>
      ena_xy <= '1';
      next_state <= S_start;</pre>
      ena_r <= '1'; set_rdy <= '1';
                                                               -- Registers
      next state <= S ready;
                                                               process begin
                                                                 wait on clk until clk='1';
    end if;
                                                                  state <= next_state;</pre>
                                                                 end if:
  when S_ready =>
                       set_rdy <= '1';
    ena r <= '1';
                                                                                                         end if;
    next_state <= S_wait;</pre>
                                                                                                        end if;
  end case;
                                                                 rdy <= set_rdy;
end process;
                                                               end process;
```





# GCD example - synthesis results

Technology	FPGA				ASIC			
Constraint <sup>1)</sup>	50 MHz		100 MHz		50 MHz		25 MHz	
	[SLC]	[ns]	[SLC]	[ns]	[e.g.]	[ns]	[e.g.]	[ns]
gcd-bhv <sup>2)</sup>	93	17.3	-	-	1141	20.0	-	-
gcd-bhvc	-	-	-	-	961	20.0	977	31.1
gcd-bfsm	108	9.9	108	9.4	911	19.4	984	30.8
gcd-rtl1	50	10.8	50	9.7	986	19.8	883	32.4
gcd-rtl2	48	10.8	48	10.0	931	19.9	882	32.3
gcd-rtl3	58	17.0	58	14.6	1134	20.0	928	40.0
gcd-rtl4	78	12.6	78	9.0	976	19.9	928	29.0
gcd-rtl5	58	8.0	58	7.6	915	20.0	932	26.9


<sup>1)</sup> Clock period was the only constraint

© Peeter Ellervee

hdl - gcd - 11



Department of Computer Engineering




 $<sup>^{2)}\,\</sup>mathrm{gcd}\text{-bhv}$  was synthesized using the help of prototype HLS tool xTractor





# GCD example - why such differences?




gcd-rtl1 1 ALU, 3 rg, 6 st

3 cycles/iteration 50 SLC / 10.8 ns

gcd-rtl2

1 ALU, 3 rg, 5 st 2 cycles/iteration 48 SLC / 10.8 ns



gcd-rtl3

1 -, 1 <, 3rg, 3st 1 cycle/iteration 58 SLC / 17.0 ns

© Peeter Ellervee


hdl - gcd - 13



Department of Computer Engineering



# GCD example – why such differences?







# GCD example – why such differences?

