After doing this state assignment, the state table becomes

| Present State | Next State, (Y ₁ Y ₂) | | O/P (z) | | |
|---------------|--|-----|---------|-----|--|
| (y_1y_2) | X = 0 | = 1 | = 0 | = 1 | |
| 00 | 00 | 01 | 0 | 0 | |
| 01 | 11 | 01 | 0 | 0 | |
| 11 | 00 | 10 | 0 | 0 | |
| 10 | 11 | 01 | 1 | 0 | |

From this state assignment table, the digital function can easily be derived as follows.

| | Y_1 | |
|-------------------------------|-------|---|
| X | 0 | 1 |
| y ₁ y ₂ | | |
| 00 | 0 | 0 |
| 01 | 1 | 0 |
| 11 | 0 | 1 |
| 10 | 1 | 0 |
| | | |

| | Y_2 | |
|-----------|-------|---|
| X | 0 | 1 |
| $y_1 y_2$ | | |
| 00 | 0 | 1 |
| 01 | 1 | 1 |
| 11 | 0 | 0 |
| 10 | 1 | 1 |
| | | |

| | Z | |
|-----------|---|---|
| Χ | 0 | 1 |
| $y_1 y_2$ | | |
| 00 | 0 | 0 |
| 01 | 0 | 0 |
| 11 | 0 | 0 |
| 10 | 1 | 0 |

$$Y_1 = X'y_1'y_2 + Xy_1y_2 + X'y_1y_2'$$

$$Y_2 = y_1'y_2 + y_1'X + y_1y_2'$$

$$z = X'y_1y_2'$$

pictur

pictur

picture

.....

Count

pictur

pictu

Counter

Counte

pictur

 Y_1 and Y_2 are the next states, which are the memory elements. These will be feedbacked to the input as states y_1 and y_2 with some delay by D flip flop. The circuit diagram is shown in Fig. 4.6.

picture

piccui

picture

Binary

pictu

pictu

Count

Counter

 Y_1 and Y_2 are the next states, which are the memory elements. These will be feedbacked to the input as states y_1 and y_2 with some delay by D flip flop. The circuit diagram is shown in Fig. 4.6.




Fig. 4.6 Digital Circuit Diagram

 ${\bf 138}\ |\$ Introduction to Automata Theory, Formal Languages and Computation

4.2 Binary Counter

Binary

Counter

The binary counter counts in binary.

Example 4.3 Design a Modulo 3 binary counter.

Solution: A Modulo 3 binary counter can count up to 3. The binary representation of 3 is 11. It can count 00, 01, 10, and 11. There will be an external input x, which will act as a control variable and determine when the count should proceed. After counting 3, if it has to proceed, then it will come back to 00 again. The state diagram for a Mod 3 binary counter is given in Fig. 4.7.

picture

picture

Binary

pictur

pictur

Count

Binary Counter

picture




Fig. 4.7 State Diagram of a Mod 3 Binary Counter

The state table for Mod 3 binary counter is

| | NextState, O/P | |
|-----------------------|----------------|--------------------|
| PresentState | X = 0 | X = 1 |
| S_1 | $S_1, 0$ | $S_2, 0$ |
| \mathcal{S}_2 | $S_2, 0$ | $S_3, 0$ |
| S_3 | $S_3, 0$ | $S_4, 0$ |
| <i>S</i> ₄ | $S_4, 0$ | $\mathcal{S}_1, 1$ |

There are four states in the machine. Two bits are sufficient to assign four states into the binary number.

pictur

pictui

pictu

pictu

Count

picture

pictu

Count

Binary

pictu

Let us assign S_1 to 00, S_2 to 01, S_3 to 10, and S_4 to 11.

After doing this state assignment, the state table becomes

pictur

Let us assign S_1 to 00, S_2 to 01, S_3 to 10, and S_4 to 11. After doing this state assignment, the state table becomes

| Present State | Next Stat | e, (Y ₁ Y ₂) | O/I | P (z) |
|----------------|-----------|-------------------------------------|-----|-------|
| $(y_{2}y_{1})$ | X = 0 | = 1 | = 0 | = 1 |
| 00 | 00 | 01 | 0 | 0 |
| 01 | 01 | 10 | 0 | 0 |
| 10 | 01 | 11 | 0 | 0 |
| 11 | 11 | 00 | 0 | 1 |

4.2.1 Designing Using Flip Flop (T Flip Flop and SR Flip Flop)

The excitation table for T fl ip fl op is given in the following:

Detector

pictur

D:---

Count

pictu

pictu

Binary Counter

Binary

pictur

4.2.1 Designing Using Flip Flop (T Flip Flop and SR Flip Flop)

The excitation table for T fl ip fl op is given in the following:

| CircuitFrom | ChangedTo | Т |
|-------------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Binary Counter

Binar

pictu

pictu

Counte

Binary Counter In state assignment, 00 is changed to 00 for input 0. Here, y_1 is changed from 0 to 0, and so T1 will be 0. y_2 is changed from 0 to 1, and so T_1 will be 0. 00 is changed to 01 for input 1. Here, y_1 is changed from 0 to 1, and so T1 will be 1. y_2 is changed from 0 to 0, and so T_1 will be 0. By this process, the excitation table of the counter using T fl ip fl op is given in the following table.

In state assignment, 00 is changed to 00 for input 0. Here, y_1 is changed from 0 to 0, and so T1 will be 0. y_2 is changed from 0 to 1, and so T_1 will be 0. 00 is changed to 01 for input 1. Here, y_1 is changed from 0 to 1, and so T1 will be 1. y_2 is changed from 0 to 0, and so T_1 will be 0. By this process, the excitation table of the counter using T fl ip fl op is given in the following table.


| PresentState | T_2T_1 | | |
|--------------|----------|-------|--|
| (Y_2Y_1) | X = 0 | X = 1 | |
| 00 | 00 | 01 | |
| 01 | 00 | 11 | |
| 10 | 00 | 01 | |
| 11 | 00 | 11 | |

| PresentState | T_2T_1 | |
|--------------|----------|-------|
| (Y_2Y_1) | X = 0 | X = 1 |
| 00 | 00 | 01 |
| 01 | 00 | 11 |
| 10 | 00 | 01 |
| 11 | 00 | 11 |

$$T_1 = X$$
$$T_2 = Xy_1$$
$$z = Xy_1y_2$$

Binary Counter

The circuit diagram for this is presented in Fig. 4.8.



The circuit diagram for this is presented in Fig. 4.8.




Fig. 4.8 Circuit Diagram Using T Flip Flop

The excitation table for SR flip flop is denoted in the following table.

| CircuitFrom | ChangedTo | S | R |
|-------------|-----------|---|---|
| 0 | 0 | 0 | _ |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | _ | 0 |

 $140 \mid$ Introduction to Automata Theory, Formal Languages and Computation


In state assignment, 00 is changed to 00 for input 0. Here, y_1 is changed from 0 to 0, and so R_1 will be don't care and S_1 will be 0. y_2 is changed from 0 to 0, and so R_2 will be don't care and S_2 will be 0.

In the state assignment table, 00 is changed to 01 for input 1. Here, y_1 is changed from 0 to 1, and so R_1 will be 0 and S_1 will be 1. y_2 is changed from 0 to 0, and so R_2 will be don't care and S_2 will be 0. By this process, the excitation table of the counter using SR flip flop is given as follows.

X = 0X = 1Present State (y_2y_1) S_1R_1 S_2R_2 S_1R_1 S_2R_2 00 0 -0 -10 0 -01 -00 -0 1 10 0 --010 10 -011 -0-00 1 0 1

$$S_1 = Xy_1'$$
 $R_1 = Xy_1$
 $S_2 = Xy_1y_2'$ $R_2 = Xy_1y_2$

The circuit diagram for this is presented in Fig. 4.9.



Circuit Diagram Using SR Flip Flop Fig. 4.9

Example 4.4 Design a Modulo 8 binary counter

Solution: A Modulo 8 binary counter can count up to 8 from 000 to 111. There will be an external input x, which will act as a control variable and determine when the count should proceed. After counting 8, if it has to proceed, then it will come back to 000 again. 4□ → 4□ → 4 □ → 1 □ → 9 Q (~)