

07/02/18

Addressing mode - by which cell operand is reference to the address during the execution of prog.

various types -

1) Implied Addressing Mode (AM)

2) Immediate " "

3) Direct " "

4) Indirect " "

5) Register " "

6) Register Indirect " "

7) Displacement " " ←

Relative AM
Base Register AM
Indexed AM

8) Stack Addressing mode

9) Auto increment/decrement addressing mode

1) Implied / Implicit

- operand absent, presence of operand null
- the instruction format is CMA (complement accumulator)
- |
- | operand in accumulator is complemented

RAL (Rotate accumulator Left) / Lsh A
left shift Accumulator

the operand implicitly present within

- to get operand, no memory required

- So, no memory reference for operand one " " for upcode

2. Immediate

opcode [one word]

- operand immediately present within the instruction.
- direct data is given within instruction.

MVI A, 05H

- no memory required for operand, it operand is not coming from memory.

3. Direct

- address part gives the address of operand.

Any



- directly the add. is present within in the instruction.


LS - LOAD AC to locⁿ
STOR Addrⁿ

immediate

4. Indirect

- address of operand calculated by memory.
- address of operand calculated by memory.

- add. part of instruction - gives address of data




- to initialize add.


LXI H, add

MVI B, M

4) Register
The add. part is a register which contains the data.




(register)



operand : data present in R1

MOV R₀, R₁

5) Register Indirect




content of register & add. of operand

Ex) H, add : content of H & add of data.

* what is the advantage of Indirect over direct Reg. " over Reg."


7) Displacement



which

2) Displacement

Op code	Register (and displacement field)
---------	-----------------------------------



should be in signed complement.

- displacement value - may be little or big endian

3) Relative

If base register is PC counter, then this is relative AM.

$$ES = PC + S50 \quad \text{(depends on bytes of instruction)}$$

word by word

$$\begin{aligned} \text{add: } & \text{of data} = \$98+1 \\ & = \$99 \quad \{ \text{if } PC = PC+1 \} \end{aligned}$$

4) Base Register

If this register is base register, then this is base register AM.

- for reloc'n of prog. where one reqd.
- only for changing base register value
- it can go from one to another add.

Register operate is faster than memory operation

5) Indexed Register

If this register is indexed reg., then this is Indexed reg. AM.

- incrementing the reg. content

$$\boxed{\text{Index reg} = \text{Index reg} + 1}$$

- System performance will be slow

5. Stack

PUSH
POP
ADD — implied

7. Auto increment / decrement


INR R₃ - content of reg. incremented by 1.
→ Reg direct → R₃+1 = data
→ Reg indirect → add of R₃+1

DCR R₃

direct → R₃-1 = data
indirect → add. of (R₃-1)

- Q) An instruction is stored at locn 300 with add field at 9 locn 301. The add. field has the value 400. The processor reg. R₁ contains the no. 200. Evaluate the eff. add (add of data) if add. mode of operation is direct, indirect, immediate, relative, and indexed with R₁ as a indexed register?

1. Subst
2. Inst
3. Oper
4. Eff
5. Inte
6. R₂



wanted

- i) direct - 400 (add of data)

- ii) indirect - 500

- iii) relative = $A_{21} = PC(3,01)$

$$\begin{array}{rcl} & & PC = 302 \\ \cancel{400} & & \cancel{400} \\ & & \frac{PC - 302}{400} = 2 \\ & & = 200 \\ & & = 100 \\ & & = 600 \end{array}$$

(400 = 2¹² component)

- iv) immediate = 301

$$\sqrt{v}) \text{ index} = 200 + 400 \text{ displacement}$$

$$= 600$$

$\theta[2]^{18}$
To complete operⁿ of instructⁿ = instructⁿ cycle

↓
CPU passes through
diff phases


fill completion problems.
Suboperⁿ what perform by CPU to complete the operⁿ.
Instruction must be fetch (IF)

1: Instruction must be fetched (ID)


2. Instruction must be decoded (ID)

3. Operand must be fetched (op)
↳ may be in register, memory (i.e., input devices)


4. Execution (arithmetic / logical computation) (Ex)
5. Interrupt Storing (RS)
6. Result



INSTRUCTION FLOW DIAGRAM



INSTRUCTION FLOW STATE DIAGRAM



4
zero


$$\begin{array}{r} \text{Con} \\ \hline 9 \longdiv{218} \end{array}$$

Control Unit

- * Synchronization is done by control unit, by producing diff. control signals.
 - * practically it is distributed to everywhere

of the system.

Basic design of control unit



START-STOP (S=0-F=0=stop)

- instructions are in register
- instruction decoded by decoder
- direct signal pass to control logic
- micro signal - provide the clock to system to synchronize everything
- start-stop bit FF

Cycle control - cycles are controlled by 2

$$F/R \quad F' R'$$


- | | |
|-------|-------------------------|
| F_R | Fetch cycle |
| - 0 0 | direct / indirect cycle |
| 0 1 | execute cycle |
| 1 0 | |
| 1 1 | Interrupt cycle |

Control logic - designs what are the control signals to be generated which component to be connected

Control Unit

- 2 types of control unit -
- 1) Hardwired control unit - RISC processor
- 2) Microprogrammed Control unit

Hardwired Control Unit



Clock provides clock signal to control step counter.


Counter track of all instructions.
Acc. to "instruct" act it provides signal
to step decoder. It gives necessary signal
to ~~step~~ decoder & the decoded signal enter to
encoder & the encoder pass to encoder. flag register
is changed. Taking all these in an account,
if changed. Taking all these in an account,
either one or more than one will
active. (decides which one will be active)

This is very fast operat'.
It will go for processing fast -
time is very critical.
(each & every fraction
of time is counted)

81780151

Microprogrammed Control Unit

- set of micro instructions - micro program
 - The microprogram reside in control memory
 - Using what control memory we will design the micro program c.e microprogram control unit.



control word (c_{10}^w) \Rightarrow comb of control signals:



- if cond" ~~are~~ satisfied, then only it will branch to address of if cond", not " , when next instruction will be executed.

Main / Macro "construct".

Repetitive control signal generated by control memory

- Starting 2 br
cond', startin

- Generally
-
V. Wilkes
-
Mischopera



\overline{M} external condition \downarrow i/p sensor for

卷之二


10

Scanned by CamScanner

- Starting & branch address generator depends on cond, status, flags & prev. microprog. instrucn.
- Generally it is a ROM.

V. Wilkes proposed Wilkes model of Microprog. control unit

Wilkes model of microprogram control unit



→ generate address - depending on this particular condition, microinstruction will be selected.
 After each, the cond will satisfy,
 add. field will give you add.
 add. field will give you add.
 of next instruction.
 If, add. field not satisfied, then the next micro op will be executed.

Programmed CPU like System (A_k, A_j)

- hardwired complexity ^{high}
- you can't change architecture

MV. of Microprog. CU

- flexible
- hardened complexity less
- if a previous designer wants to change instruction set, the can change instruction set by updating variable control memory (vcm)

Basic storage present in micro & not out D_o

F ₁		F ₂		F ₃		c.D		BR		Address
----------------	--	----------------	--	----------------	--	-----	--	----	--	---------

F₁, F₂, F₃ - micro operat'n field like update port

c.D - cond'n for branching

(2 bit)	c.D	- unconditional branch (contd)
0 0	0 0	- unconditional branch
1 0	0 1	- indirect address
1 0	1 0	- sign bit Accumulator
1 1	1 1	- Zero in Accumulator

BR - branch

0 c - JUMP (load address)

0 1 - CALL (which is present in direct address)

0 0 - RET (return when branch to, return to or return from "main" function)

0 - MPR (mapping - from "register" field, sometimes to be defined)

When $CD = 0001$ (set control)
at that time address part will give next
address

$$CMAR = CMAR + 1$$

Q. MAP - form microinstruction for next
micro instruction

Assignment

What do you mean by horizontal
micro instruction, vertical micro instruction?


$$16 \longdiv{02118}$$

STACK

- contiguous memory location specified by the user.
- stack pointer - always points to top of stack.
- last inserted data can be derived first)

- Generally form highest memory location
- stack is defined.

LS - In 8085 processor



- (highest locn) = last locn →
defined here
- various types of stack - ascending stack
descending stack

add
new add

Ascending stack - stack pointer in ascending stack


$$\text{stack pointer} = \text{stack pointer} + 1$$

Descending stack


$$\text{stack ptr} = \text{stack ptr} - 1$$

- full stack \rightarrow stack ptr points to ^{to} last top of stack where data is present
- Empty stack \rightarrow stack ptr points to ~~at~~ top empty locⁿ where data can be inserted.

Ascending




(full stack)
SP = sp + 1
data < enter




(empty stack)
data < enter
SP = sp - 1

Descending



SP = sp + 1
data enter



data enter
SP = sp - 1

