

10/01/18

Q.1 From scratch on to get windows screen

what are the steps? (booting

beep sound

LED glow.

Loader(Boot  
strap)

2. Whether the prog. will save?

compile - who is doing that

run - how

result - where

Assignment

\* Generation of computer - vacuum tube  
1<sup>st</sup> gen. ↗

2<sup>nd</sup> gen - transistor

3<sup>rd</sup> gen - IC  
(Integrated Ckt)


4<sup>th</sup> gen - Microprocessor

5<sup>th</sup> gen - AI, VLSI


VLSI ↗

(very large scale  
Integration)

\* Micro computer, Mini Computer,  
Mainframe, Super computer



ALU + CU + with  
some register = processor



MAR - Memory Address Register.

PC - Prog. counter

IR - Instruction Register

IP - Instruction Pointer

MBR - Memory buffer register

Prog - Sequence of instruct<sup>n</sup>

① what to do - op code

② upon what <sup>the operation will be performed</sup> - data/operand part (you want to do)

Starting address given by Prog. counter.

③ function of PC gives the address of next instruction to be executed (give to MAR)

MAR - locate the address from or to the information stored or retrieved

MBR - either read or write located (MBR to memory)

by MAR.

If op code, store in IR.

IR - stores the instruct<sup>n</sup> which to be decoded / executed.

Scanned by CamScanner

whether the data will transferred in serial fashion - local memory.


Type of Data Bus -

- 3) Control Bus
- 2) Address Bus
- 1) Data Bus

3 type of Bus

each memory has a unique address to differentiate parts.

Bus - collection of wires which transfers information to different parts.



Bus - act as general bus for accumulation of data, it will go directly to ALU.

Accumulator - ~~several~~ stores result

Accumulator = Reg. Counter +

which is under decoding.


IP - sources address of the instruction addressed by the IP.

Address of that instruction that will be


word length - at a time how many bits are transferred to the memory or from the memory.

DBus which transfer the data from device to memory and vice versa (bidirectional) or (sender to receiver).

B.



Address Bus (depends on max capacity of memory)  
require to add the loc of memory.  
only processor can address any dev.




from processor to device  
device can't address processor  
(thus unidirectional)

\* width of Add. Bus - depends on max capacity of memory.

& for 16 location 4 bit required

$$32 \text{ bits} = 5 \text{ } ll \quad 4$$




Control Bus  
Conta

\* not all  
here is a  
concept of


2 types o

- 1) Single
- 2) Multi



## Control Bus

Control inform' will transfer




not always collect<sup>n</sup> of wires:

\* there is a  
concept of direct<sup>n</sup> control wires.

## 2 types of BUS-Structure

- 1) Single Bus-structure.
- 2) Multi " "



disadvantage -  
at a time 2 units can communicate  
with each other.  
flexibility -

Bus arbitration technology - who decides which unit will communicate

17/01/18

Design ele

what

the B  
dedicated  
8 b


16b

Multiplexin

ALE -

↳ C

WB



Some work required CPU bound  
IO bound  
" " " "  
(much time)

initiates the starting.

speed of operatn is executed.

dis

flexibility not there

\* BUS

Cer

Dis

central

Some control circuitry embedded in I/O device

called as I/O channels or I/O processor.

17/01/18

④ Address = 16 bit  
Data = 8 bit

## Design element of BUS -

what are the element upon which

the BUS should be design

dedicated BUS

8 bit - transfer of data - data bus

16 bit - " address - address bus

Multiplexing of Bus

↳ to reduce the hardware complexity.

ALE - Address latch enable

↳ when the processor starts work,

when ALE = 16 high - 16<sup>bit</sup> Bus used as address bus


ALE - low - from 16<sup>bit</sup> Bus the lower 8 bit Bus will act as data bus.

## \* BUS Arbitration Method -

Centralised Bus



Distributed Bus




centralised there is a arbitor, which pair of units at this time will communicate

Distributed  
 divided into diff. module,  
 each module having one  
access control logic.  
 → a hardware  
 unit with  
 mechanism  
 of controlling  
 bus.  
 one will - master,  
 others - slave.

## \* Timing

### Synchronous Bus or Asynchronous BCs

- | Synchronous Bus or   | Asynchronous BCs   |
|--|--|
| * occurrence of event depends on time.   | * occurrence of event depends on occurrence of prev. event   |
| * On this BUS stro, with bus bit, another clock line is there. That clk line also connected diff. component of system. | if prev. event is not clear then next process can't work.  |
| * All these component work with clock & processor.   | * I/O Bus  |
| * Synchronous Bus is memory Bus - Bus connected processor with memory.   |  <pre> graph LR   Sender[Sender] &lt;--&gt; Medium[medium]   Medium -- "acknowledgement signal" --&gt; None   </pre> |

## \* Types of Data Transfer -

whether 1 line is req. for read

or  
1 line is for both  
read & write

the line [high-read  
low-write]

serial data transfer

parallel data transfer

read after write / only one address  
write after read

\* block signal

## \* Band width -

bits/sec.

→ Von Neuman concept & <sup>IAS</sup> Architecture.  
both instruction & data will be in same area  
(will be rewrite)  
(instruction followed by data)

IAS - Institute of Advance Study

18/01/18

### TAS computer

Storage locn - 1000


Word length - 40 bits

In storage part we can store both instruction & data.



each instruction = 20 bits


instruction format -



left instruction part  
right instruction part

in Address - max. locn =  $2^{12}$

FOR operation -



MBR - Main Buffer Register  
MQ - Multiply quotient

MAR - Memory Address Register

PC - Program Counter

IR - Instruction Register

DBR - Instruction Buffer Register. (right is restored)  
- keep the right most instruction

AC - (Accumulator)

- special purposed register which takes part in processor

- atleast one operand should be in accumulator

- if the result ~~for~~ will automatically store here if not specified

\* If we get result  $> 40$  bit then  
LSB 40 bit will be in "AC"  
and next 40 bit will be in "MQ"

\* If sequence address - that will communicated by prog. counter.

if not sequential - that address will communicated by MAR

If data  $\rightarrow$  then direct go to ALU.

instruc<sup>n</sup>  $\rightarrow$ , then decoded.

PTO  $\rightarrow$

- 1) Data transfer instruct'
  - 2) Arithmetic " "
  - 3) Unconditional branch "
  - 4) Conditional Branch. "
  - 5) Address modifier
- STOR - AC to memory  
LOAD - memory to AC*

### 1) Data Transfer Instruction

- i) Load  $M[x]$  → The content of  $M[x]$  register will be copied to AC.
- ii) LOAD  $M[x], M[x]$  → content of ' $x$ ' loc that will be loaded to  $M[x]$ .
- iii) STOR  $M[x]$  → content of AC will be stored in the ' $x$ ' loc. of memory.
- iv) LOAD  $M[-x]$  → content of  $=x$  will be loaded to AC.

### 2) Arithmetic Instruct'

- i) ADD  $M[x]$  → content of AC will be added content of ' $x$ ' loc. → result will be in AC

- ii) LSH → content of AC will be shifted left by 1 unit. (multiplied by 2)
- iii) RSH →

3) Unconditional Branch  
    ~~(left most part)~~  $M[x, 0:19] - \text{in sequential prog.}$   
     $JUMP M[x, 0:19]$  - jump to  
        - the instruction 0-19  
        (Left half)

↓  
right instruction

$JUMP M[x, 20:39] -$

4) Conditional Branch -

$JUMP +M[x, 0:19] - \text{if no. is non-negative}$   
    \* then only jump otherwise  
    go sequentially.

5) Address modifier -

$STOR M[x, 0:19] - (\text{Address given})$   
    - the add. field of  $M[x]$   
    - replace the loc of 8:19 by 12bit value.  
    - replace loc of 8:19 by 12bit value  
    of Accumulator

④ Assignment -  
Instruction flow chart of TAS computer

Rep of fix

	+0	-0
sign	000000	100000
1's compl.	000000	111111
2's compl.	000000	<u>none</u>

for general -  $\mp (2^{n-1} - 1)$

② general sign

for 1's complement -  $\mp (2^{n-1} - 1)$

complement

③ for 2's complement -  $-(2^{n-1})$  to  $+(2^{n-1} - 1)$   
(no negative zero)

floating point no. -

mantissa part

• e = exponent part  
• radix X (e.g. for binary 2)

mantissa part

e = exponent part

• radix X (e.g. for binary 2)

- ④ registers require
  - 1 for mantissa
  - 2 for exponent

$$563.52$$

$$\approx 0.56352 \times 10^3$$

$$m = 0.56352$$


$$e = 3$$

$$n = 10$$

$$0.11101 \cdot 10^{-1}$$

$$= 0.11101001 \times 2^5$$

$$= 0.11101001 \times 10^{01}$$



Exponent

Mantissa.

- \* On invisible way radix pt. - that's why taken to extreme length.

- ① Addition —
- always makes the exponent part equal.

$$5.323 = 0.5323 \times 10^1$$

$$603.23 = 0.60323 \times 10^3 = 60.323 \times 10^1$$

$$(A+B) \times 10^e = (60.323) \times 10^1$$

$$\textcircled{1} \text{ multiply} - (A \times B) \times e_1 + e_2$$

$$\textcircled{2} \text{ Divison} - (A/B) \times e_1 - e_2$$

Q Assignment

a) What do you mean by normalization  
of floating pt. no.?  
Represent with example.

b) IEEE-standardise IEEE representation of  
floating pt. no.  
using 1 register.

30|0110      Multiplication


$$\begin{array}{r} 10111 \\ \times 10011 \\ \hline 110111 \\ 10111 \\ 00000 \\ 00000 \\ \hline 10111 \\ 10110101 \end{array}$$

$$A = B_3 \oplus Q_8$$


general  
— Right shift the result by one bit.

when 1 = shift

Multiplicand  
 $n$   
B-reg.  
Multiplier  
in queue



- ④ When sequence counter = 0, end of product.
  - ⑤ Final Result will be in A-Reg register.
- Flow chart START





## Booth's Multiplication Algorithm

- Booth has developed another type of multiplication algo which is known as Booth's Multiplier Algo.
- works for signed 2's complement.

Check multipliers,


e.g.  $+14 \times 0110$   
 $= 16^3 + 16^2 + 16^1 + 16^0$

$-14 \times 0010$   
 $= -16^3 - 16^2 - 16^1 - 16^0$


(Arithmetic shift right)  $\Rightarrow$   $\frac{1100}{1100}$

① 0  
1 1

PTO<sup>2</sup>



Comment	A	$Q_o$	Qs	SC
	00000	10011	0	101
Subtract	10111			
B	01001			
Arithmetic Shift right	00100	11001	1	100
	00010	01100	1	011
Add B	10111	<del>00000</del>	0	
Add constant	00000	00000	0	
B	11001	01100		
Shift R.	11100	<del>10110</del>	0	010
Subtract B	10111	01001	0	001
	01001			



B Reg - Multiplier

A - Multipliand

A = 0<sup>3</sup>

Q

S<sub>L</sub> - bit in Multiplier

$$\begin{array}{r} 11110 \\ \times 01001 \\ \hline 11110 \\ 01001 \\ \hline 00111 \end{array}$$

(\*) Assignment

$$\begin{array}{r} -9 \\ \times 13 \\ \hline +12 \end{array}$$

$$-9 = 10111$$

$$-13 = 10011$$

q<sub>1</sub> = 1001

$$\begin{array}{r} 0110 \\ 1001 \\ \hline \end{array}$$

$$\begin{array}{r} 1101 \\ 01000 \\ 0010 \\ 0011 \\ \hline \end{array}$$

Comment	A	q <sub>0</sub>	q <sub>1</sub>	SC
Subtract B	00000	10011	0	101
	10111			

Arithmetic right shift	01001	10011	0	100
	00100	11001	1	011
	00010	01100	1	
add B	10111			

Arithmetic right shift	11001	01100	0	010
	11100	10101	0	001
Subtract B	10111			

Arithmetic right shift	00111	01011	1	000
	00011			

卷之三

413 *Geoffrey Miller*

~~010110~~

~~01011~~

Diagram illustrating the addition of two binary numbers, A and B, to produce sum S and carry C.

**Addend**

**Summand**

**Subtotal**

**Carry**

**Sum**

**Carry**

**Final Result**

**Add B**

**Add A**

$$\begin{array}{r}
 00001 \\
 01001 \\
 \hline
 01010
 \end{array}$$

$$\begin{array}{r}
 10111 \\
 01101 \\
 \hline
 11101
 \end{array}$$

Ans

$$\begin{array}{r}
 \text{Comment} \quad \underline{A} \quad \underline{B} \quad \underline{C} \quad \underline{Sc} \\
 \hline
 00000 \quad 01101 \quad 0 \quad 101 \\
 \text{Subtract} \quad \underline{B} \quad \underline{\underline{0}} \\
 \hline
 01001
 \end{array}$$

$$\begin{array}{r}
 \text{Ans. Shift} \quad \underline{00100} \quad 10110 \quad 1 \quad 100 \\
 \text{right} \quad \underline{10111} \\
 \hline
 \text{add B} \quad \underline{\cancel{00100}} \quad 11011 \quad 0 \quad 011
 \end{array}$$


$$\begin{array}{r}
 \text{Ans. Shift} \quad \underline{11101} \quad 11011 \quad 0 \quad 011 \\
 \text{right} \quad \underline{10111} \\
 \hline
 \text{Sub. B} \quad \underline{00110} \quad 01101 \quad 1 \quad 010
 \end{array}$$

$$\begin{array}{r}
 \text{Ans. Shift} \quad \underline{00011} \quad 01101 \quad 1 \quad 001 \\
 \text{right} \quad \underline{10111} \\
 \hline
 \text{Sub. B} \quad \underline{01010} \quad 01010 \quad 0 \quad 000
 \end{array}$$


$$\text{Ans. } (001010101)$$

$$\begin{array}{r}
 1101010100 \\
 \hline
 110101010
 \end{array}$$

Ans




## Array Multiplier



4 bit multiplicand - m  
3 bit multiplier - q  
 $m \times q = \text{no. of AND gates}$   
(q-1). no. of adder (n-bit)

## Assignment



Auxiliary carry generated when add  $\beta$ .

Q1 Q2 18

### Instruction -

- \* binary no. which is already designed & built in the processor.
- \* Total no. of instruction = "instruction" set of that processor.

### Opcode | Operand/Address

#### Macro instruction -

- This instruction is decoded by CPU.
- CPU then generates control signal.
- These are communicated to the required devices of the system.

- \* Each small operation are called as

micro instruction:  
with in CW  
some micro instruction to be followed to

- \* complete macro instruction.

Ex:  
 $PC \leftarrow$  initialised  
 $MAP \leftarrow PC$   
 $MBR \leftarrow m[MAP]$   
of instruct.  
 $IR \leftarrow MBR$ .

### Flag - Register

PTOP  
Memory location & required  
Register for operation

## Flag Register -

X	X	X	at	DF	TF	CF	ZF	X	AC	X	PF	X
---	---	---	----	----	----	----	----	---	----	---	----	---

CF = Carry flag.  
PF = Parity flag.

AC = Auxiliary carry flag - result will '0', flag will set.  
ZF = Zero flag - to check abt -ve or +ve no.  
SF = Sign flag - to check abt -ve or +ve no.  
DF = Trap flag - non-maskable interrupt.

TF = Interrupt flags - general.  
DF = Direct flags - low memory locn to high - set  
OF = Overflow flag - register overflow — set  
underflow, stuck overflow — set  
underflow - need


Interrupt types → 1) maskable (VC with SIR).  
2) non maskable (see SIR early been).

→ can't be mask.

## How to design an Instruction?

3 types of instruction → memory reference instruction  
2) register " "  
3) Input output instruction


for finding of operand  
1) memory has to be reference.  
2) register has to be reference  
3) I/O devices should be referred




- ④ if mode bit = 0  $\Rightarrow$  direct memory reference instruction  
 mode bit = 1  $\Rightarrow$  indirect memory reference instruction

Direct :- The address given in add. part is memory reference. The add. of data.

Indirect :- address of add. part gives the memory reference. add. of data.



7 instruction  
 $\downarrow$   
 So,  
 $\begin{array}{c} 000 \\ \text{---} \\ 111 \\ \text{---} \\ 000 \end{array}$



Generally, instruction depending upon function of instruction.

- 1) MOV Rd, Rs - from source to destination
- 2) Data Transfer Instruction - ADD Rd, Rs
- 3) Arithmetic " " - AND, OR, RD, RS
- 4) Logical " " - NOT (hour)
- 5) Branch control " " - JUMP one, on carry
- 6) Machine control " " - HLT



(TYPES OF INSTRUCTION PRESENT IN MICROPROCESSOR)

02/02/18

Generally CPU may follow either form

④ "Org" or more than one org.

1) Single Register Organisation

2) General Register Organisation

3) Stack Organisation,

~~Accumulator~~ - Single. Acc. org. -  
ADD X

$AC \leftarrow AC + M[X]$

STOR Y


General Register -

ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

ADD R<sub>1</sub>, R<sub>2</sub> ( $R_1 \leftarrow R_1 + R_2$ )

ADD R<sub>1</sub>, X ( $R_1 \leftarrow R_1 + M[X]$ )

Stack Organisation



Various types of instruction format depending upon no. of add. field in instruction.

i) Three Address Instruction - 3 add. field

ii) Two " " - 2 add. field

iii) One Address Instruction - 1 "

iv) Zero " " - 0 "

01  $\leftarrow Y \leftarrow (A+B)* (C+D)$

i) Three Address Instruction -

ADD	R <sub>1</sub> , A, B	R <sub>1</sub> $\leftarrow M[A] + M[B]$
ADD	R <sub>2</sub> , C, D	R <sub>2</sub> $\leftarrow M[C] + M[D]$
MUL	X, R <sub>1</sub> , R <sub>2</sub>	M[X] $\leftarrow R_1 * R_2$

2) Two Address Instruction -

MOV	R <sub>1</sub> , A	R <sub>1</sub> $\leftarrow M[A]$
ADD	R <sub>1</sub> , B	R <sub>1</sub> $\leftarrow R_1 + M[B]$
MOV	R <sub>2</sub> , C	R <sub>2</sub> $\leftarrow M[C]$
ADD	R <sub>2</sub> , D	R <sub>2</sub> $\leftarrow R_2 + M[D]$
MUL	R <sub>1</sub> , R <sub>2</sub>	R <sub>1</sub> $\leftarrow R_1 * R_2$
MOV	X, R <sub>1</sub>	M[X] $\leftarrow R_1$

\* from reg to reg  
from mem to reg  
from reg to mem  
from mem to mem  
store

3) One Address Instruction -

LOAD	A	AC $\leftarrow M[A]$
ADD	B	AC $\leftarrow AC + M[B]$
STOR	X	M[X] $\leftarrow AC$
LOAD	C	AC $\leftarrow M[C]$
ADD	D	AC $\leftarrow AC + M[D]$
MUL	X	AC $\leftarrow AC * M[X]$
STOR	Y	M[Y] $\leftarrow AC$

4) New Address Instruction

PUSH	A
PUSH	B
<u>ADD</u>	
PUSH	C
PUSH	D
<u>MUL</u>	
POP	Y