

## VEER SURENDRA SAI UNIVERSITY OF TECHNOLOGY (VSSUT), ODISHA Mid Semester Examination November - 2019

COURSE NAME:B.Tech

SEMESTER:7th

BRANCH NAME: Computer Science and Engineering SUBJECT NAME: Advanced Computer Architecture

ILL MARKS:20

FULL MARKS:20	TIME:2 Hours
Answer All Questions.	And the same of th
The figures in the right hand margin indicate Marks. Symbols carry usual n	neaning.
Q1. Answer all Questions.	[1×5]
a) What do you mean by parallel inter-connection network Explain about	Forus and - CO1
(Barrel shifter network.  (b) What is the difference between instruction pipeline and arithmetic pipeline?	- CO1
(b) What is the difference between instruction pipeline and arithmetic pipeline?  (c) Explain the Flyn's classification using suitable examples.	- CO2
d) What is bisection width and diameter of a d-dimensional hypercube network	
What is the difference between Synchronous and Asynchronous pipelining?	0/6
Q2.	[5]
Differentiate between CPI and IPC? The following Table give the frequench mark A and the number of cycle taken for different class of instructions.	
follows:  Instruction type Frequency Cycles	And the profession of the
Instruction type Frequency Cycles  Load and Store 30%	dependence of the Arms
Arithmetic 50% 4cc	
All other 20% 3cc	
Calculate the CPI for the Benchmark A.	
OR	CO1 4
What do you mean by pipeline hazard? Explain the Data, control and structu	iral - CO1 38
hazard with suitable example? Explain the pipeline hazard condition where	uata V.
hazard may occur.	
Q3.	[5]
(a) Consider a pipeline processor with the four stages: IF, ID, EX and WB. T	he IF, ID - CO2
and WB stages takes two clock cycle to complete the operation. The n	umber of
clock cycle required depends on the instruction. The ADD and SUB instruc	tion takes
three clock cycle and the MUL instruction takes five clock cycles in E	X stages.
Operand forwarding is used in pipeline processor. What is the number of c	lock cycle
required to execute the following instructions?	Market State
ADD R2,R1,R0	
MUL R4,R3,R2	
SUB R6, R5, R4	
OR Suppose Instruction execution in a processor is divided into 5 stages. <i>Instru</i>	ction - CO2
Fotolo (IF) Instruction Decode (ID) O JEstch (IF) Execute (EA), with	
Back(WB), These stages take 5,4,20, 10 and 3 nanoseconds (ns) respectively	y. A
pipelined implementation of the processor requires buffering between each	pair of
biberined impression of the blocessor reduited	

consecutive stages with a delay of 2 ns. Two pipelined implementations of the processor are contemplated:

(i) a naïve pipeline implementation (NP) with 5 stages and

(ii) an efficient pipeline (EP) where the OF stage id divided into stages OF1 and OF2 with execution times of 12 ns and 8 ns respectively. Find out the following

- 1. Execution time in NP for 100 instructions. 2288
- 2. Execution Time in EP for 100 instruction 1496
- 3. Efficiency of the EP

4. The speedup achieved by EP over NP in executing 100 independent instructions with no hazards is

e.46 , 0.586

Q4.

Write short notes on the following:

1. Perfect Shuffle exchange

2. Chordal Ring

OR

What is Multi-stage interconnected network? Explain the types of multi stage - CO3 interconnection network. Design the topology for a Omega network.

[5]

- CO3