Lesson 16

Loop and Generate

Mohd Saufy Rohmad

Technical Trainer and Consultant

- VHDL supports while and for loop.
- Only the for loop is supported for synthesis.
- The for loops can be used to access the elements of arrays.
- We recommend to avoid while loops for RTL modeling
- We provide a code snippet here to show how VHDL for loops work.

```
..
. . .
when 6 =>
loop_7a: for i in 1 to 7 loop
Result_in(8,i) <= signed(Ltemp(i));</pre>
end loop;
when 7 =>
loop_8a: for i in 1 to 8 loop
Result_in(9,i) <= signed(Ltemp(i));</pre>
end loop;
...
. . .
```

- In this code snippet, we can see two for loops for two different conditions of case statement.
- This same code could be written in unrolled fashion like,

```
when 6 =>
Result in(8,1) \le signed(L temp(1));
Result in(8,2) \le signed(L temp(2));
Result in(8,3) \le signed(L temp(3));
Result in(8,4) \le signed(L temp(4));
Result in(8,5) \le signed(L temp(5));
Result in(8,6) \le signed(L temp(6));
Result in(8,7) \le signed(L temp(7));
when 7 =>
Result in(9,1) \le signed(L_temp(1));
Result in(9,2) \le signed(L temp(2));
Result in(9,3) \le signed(L temp(3));
Result in(9,4) \le signed(L temp(4));
Result in(9,5) \le signed(L temp(5));
Result in(9,6) \le signed(L temp(6));
Result in(9,7) \le signed(L temp(7));
Result in(9,8) \le signed(L temp(8));
```

- It can be clearly seen how the loop reduced the VHDL code size.
- The syntax of for loop is loop_label: for index in range loop statements end loop;

Generate

- We didn't create any signal in the for loop section, we just connected signals to one another.
- We can replicate a component several times with a for-generate statement.
- An example is given here,

```
architecture BEH of COUNTER BIN N is
component D FF
 port(D, CLK S: in BIT; Q, NQ: out BIT);
end component D_FF;
signal S: BIT VECTOR(0 to N);
begin
 S(0) \le IN 1;
 G 1: for I in 0 to N-1 generate
     D Flip Flop:
     D FF port map
        (S(I+1), S(I), Q(I), S(I+1));
     end generate;
end architecture;
```

Generate

- The component to be replicated is D_FF. We use a generate statement to create N of this D-FFs.
- The syntax of for generate is,

label: for parameter in range generate

statements

end generate;

Thank You