#### Lesson 8

# Components

Mohd Saufy Rohmad

**Technical Trainer and Consultant** 

- Its nearly impossible to put every VHDL code inside one entity while designing a huge design.
- Its also not a clever idea as a modular design helps to debug and ease the development.
- So how can we divide a huge design in smaller parts and connect them together.
- Perhaps you have already guessed it?
- Yes, we will design smaller components of the bigger design as separate entities and connect them with a top entity

- Lets assume it is difficult to design nand and and gate together in a single entity (which is certainly not true :p, but for the sake of understanding just assume its right).
- We can develop two separate entities first.
- One for the nand gate and another for the and gate.
- For example, an entity for the nand gate can be written as:

```
library ieee;
  use ieee.std logic 1164.all;
mentity compl is
port (
 A,B: in std logic;
-C: out std logic);
 end comp1;
parchitecture complarch of complis
□ begin
 C <= A nand B;
 end comp1 arch;
```


```
library ieee;
 use ieee.std logic 1164.all;
pentity comp2 is
b port (
 E,F: in std logic;
 G: out std logic);
 end comp2;
Farchitecture comp2 arch of comp2 is
□ begin
 G \le E and F;
 end comp2 arch;
```

And another entity for the AND gate can be written as,

- Now we want to put them together inside a top entity. The top entity would contain this two entities as components.
- Full code in lab

```
library ieee:
  use ieee.std logic 1164.all;
Elentity compl is
B port (
 A.B: in std logic:
 C: out std logic);
 end comp1;
Earchitecture compl arch of compl is
B begin
 C <= A nand B:
 end comp1 arch;
 library ieee:
 use ieee.std logic 1164.all;
E entity comp2 is
port (
 E,F: in std logic;
-G: out std logic);
 end comp2;
E architecture comp2 arch of comp2 is
 G <= E and F:
 end comp2_arch;
 library ieee;
 use ieee.std logic 1164.all;
Bentity top entity is
 top_A, top_B, top_E, top_F: in std_logic;
 top_C, top_G: out std_logic);
 end top entity;
 top C, top G: out std logic);
 end top_entity;
architecture top arch of top entity is
component compl is
B port (
A, B: in std logic;
-C: out std logic);
 end component;
d component comp2 is
 E,F: in std logic;
 G: out std logic);
 end component;
comp: comp1 port map(
 A => top_A,
 B => top B,
 C => top C);
com2: comp2 port map (
E => top E,
 F => top F,
 G => top G);
 end top_arch;
```

- It might look intimidating in the beginning, but don't be scared.
- Its actually a pretty simple code.
- What we are doing here can be better understood by this diagram



#### Component port map:

- Now the biggest task is still left.
  We decided to use this smaller
  entities as components, but we
  have to connect the input and
  output ports of the smaller entities
  to some signal or ports of the top
  entity.
- You can actually visualize it in this way.

```
library ieee:
 use ieee.std logic 1164.all;
entity top entity is
F port (
 top A, top B, top E, top F: in std logic;
 top C, top G: out std logic);
 end top entity;
 architecture top arch of top entity is
 component compl is
 A.B: in std logic;
 C: out std logic);
 end component:
 component comp2 is
 port (
 E.F: in std logic;
 G: out std logic);
 end component;
 begin
 comp: compl port map
 end top arch;
```

- It's just like plugging ICs into a breadboard.
- For example, we can plug a 7400 IC (NAND) and 7408 IC (AND) gate in a breadboard in this similar way as shown in the figure above.
- We could also instantiate the components in this way, however the order of the instantiation is very important in that case.
- Otherwise the one part will be binded to another undesired part.