## Lesson 12

# Testbench (Combinational Logic)

Mohd Saufy Rohmad

**Technical Trainer and Consultant** 

## **Testbench**

- A major part of digital design is testing with simulation.
- A designer should never be satisfied if a VHDL code doesnt show any compilation or synthesis error.
- The design needs to be simulated with different inputs to see whether we are getting the correct output.
- The question is, how to simulate a circuit written in VHDL?
- There comes the testbenches.
- A testbench is another entity that takes the design under test (DUT) as a component.
- In this lesson, we will talk about testbenches written for combinational logics.
- We wrote an 8-bit adder in lesson 5. The entity was written as:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity adder 8bitc is
port (
A,B: in unsigned(7 downto 0);
C: out unsigned(8 downto 0));
end adder 8bitc;
architecture adder 8bitc arch of adder 8bitc is
begin
C \leq resize(A+B,9);
end adder 8bitc arch;
```

#### **Testbench**

- We want to test this circuit.
- So we need a testbench.
- We create an entity testbench\_tb that doesnt have any input or output ports.
- This entity contains the adder\_8bitc entity as a component.
- The input and output ports are connected to a few signals instantiated in the testbench\_tb entity.
- We can feed these signals with different input values at different time instances and check the output.
- The code of the testbench is given below,

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity testbench tb is
end testbench tb;
architecture testbench_arch of testbench_tb is
component adder 8bitc is
port (
A,B: in unsigned(7 downto 0);
C : out unsigned(8 downto 0) );
end component;
signal A: unsigned(7 downto 0) := (others=>'0');
signal B: unsigned(7 downto 0) := (others=>'0');
signal C: unsigned(8 downto 0) := (others=>'0');
```


```
begin
adder 8bi: adder 8bitc port map(
A => A,
B \Rightarrow B,
C \Rightarrow C;
process
begin
wait for 100 ns;
A <= "00000010";
B <= "0000011";
wait for 10 ns;
A <= "00000110";
B <= "00000101";
wait;
end process;
end testbench_arch;
```


#### **Testbench**


- In this case, we fed the inputs of adder\_8bi with some values after 100ns.
- Then we wait for 10ns and feed next input values again.
- Afterwards, we wait indefinitely.
- Recall lesson 10, where we stated how behavioral codes use some extra features of VHDL language that are not supported for synthesis.
- The wait statements are not synthesizable.
- However, we don't also want to synthesize the testbench.
- We just want to use this part of the code for testing.


#### Run on ModelSim

 After compiling the above code click on the "library" (circle 1)>click on "work" (circle 2)>click "testbench\_tb" (circle 3) as the project name was that. Then you will find the architecture file. Right click on that and select "Simulate".









# Thank You