

Using the Chip Support Register Configuration Macros

Platform Support Group

ABSTRACT

This document describes the Chip Support Register Configuration files provided for some Digital Media Processors (DMPs). This layer provides low-level register and bit field descriptions for the device and its peripherals, and a set of macros for basic register configuration. It may be used as a foundation for building complex drivers or on its own to perform register configuration and check peripheral status.

Contents

1	Overview	of the Chip Support Register Configuration Layer	
	1.1	Chip Support Register Configuration File Structure	
	1.2	Common File Attributes	3
	1.3	Peripheral-Specific File Attributes	
	1.3.1	Register Overlay Structure	
		Field Definitions	
	1.3.3	Bit Field Definition Example	6
2		erence	
3	Examples		10
	3.1	EMIFB Example	10
	3.2	PLLC Example	18
	3.3	GPIO Example	20
4	Reference		

1 Overview of the Chip Support Register Configuration Layer

The Chip Support Register Configuration files provide register configuration support for each of the peripheral modules on selected Digital Media Processor (DMPs) through a set of C header files delivered in the Platform Support Package (PSP). Module-specific files provide register and bit field descriptions for a given peripheral, and a common file provides macros to read and modify hardware registers. Other common and system files provide for other device-specific definitions. See Table 1 for a list of supported devices.


Family	Devices	Delivery Mechanism
OMAPL137	OMAPL137	DSP/BIOS PSP for the OMAPL137

Table 1. Chip Support Register Configuration Layer Supported Devices

1.1 Chip Support Register Configuration File Structure

The Chip Support Register Configuration files are made up of three types of header files: common files, system files, and peripheral-specific files. These files are summarized in Table 2 and in the figure below.

The Chip Support Register Configuration files are delivered in a Platform Support Package (PSP), in the directory ti/psp/cslr.



Chip Support Register Configuration File Structure

Common files are independent of a device or family, and independent of any specific registers. These define standard data types or macros. System files are specific to the device. They define peripheral instances, version information, error types, interrupt event IDs, interrupt routines, DMA channel structure, and they provide data types which may be specific to the device family.

In addition, each peripheral or module type is supported by a register configuration layer header file, which contains a register overlay structure and field definitions. The naming convention for peripheral-specific header files is cslr_<per>,h, where <per> is the abbreviation for the peripheral. For example, cslr_gpio.h is the header file for the GPIO peripheral.

Note: Some peripherals are made up of multiple header file components. For example ethernet peripheral has multiple subcomponents and each of them would have CSLR file.

A system-level register layer header file named cslr_sysctl.h contains the register overlay structure and field definitions for the system module registers used for device configuration. This file also includes control registers for the timer, EDMA transfer controller and DDR2 memory controller. The other registers for these peripherals are supported in their respective peripheral header files. The memory map for the system module registers is summarized in the device datasheet.

The user need only include the peripheral header files and common header files required for the application.

File Name	File Type	Description
csl.h	Common	System initialization function.
cslr.h	Common	Macros for register and bit field manipulation.
tistdtypes.h	Common	Standard data types common to TI software products.
soc.h	Device	Peripheral instance definitions, peripheral base addresses, and other definitions common to the device, such as interrupt event IDs and DMA channel parameters.
csl_types.h	Device	Additional data types.
csl_error.h	Device	Global and peripheral-specific error codes.
csl_version.h	Device	CSL version and device ID strings.
cslr_ <per>.h</per>	Peripheral	Peripheral or module-specific header files, where <i><per></per></i> is the abbreviation for the peripheral.

Table 2. Chip Support Register Configuration Files

Key attributes of some of these files are described in more detail in the sections that follow.

1.2 Common File Attributes

The Chip Support Register Configuration layer defines eight macros in the file cslr.h. These macros allow the programmer to create, read, or write bit fields within a register. There are three different types of services: field make, field extract, and field insert. The macros summarized in Table 3 are described in detail in section 2.

Macro	Brief Description	Page
CSL_FMK	Field Make	7
CSL_FMKT	Field Make Token	7
CSL_FMKR	Field Make Raw	7

CSL_FEXT	Field Extract	8
CSL_FEXTR	Field Extract Raw	8
CSL_FINS	Field Insert	8
CSL_FINST	Field Insert Token	9
CSL_FINSR	Field Insert Raw	9

Table 3. Register Configuration Macros in cslr.h

Field make macros are used to create a register value from given input, and are written to the hardware register with the pointer to the register member in the Register Overlay Structure. Field make macros may be combined with OR operations in order to modify more than one field or the entire register. Unlike the field make macros, the field insert macros pass the register pointer as an argument, thus modify the specified register directly. Field extract macros read the register and return the value right-justified.

Raw macros provide the flexibility to modify or read one, multiple, or partial bit fields, because they designate the range of affected bits by location.

For macros that pass field name as an argument, the format for field name described in section 1.3.2 applies.

1.3 Peripheral-Specific File Attributes

1.3.1 Register Overlay Structure

The register overlay structure is defined for each peripheral in its register configuration layer header file, named cslr_<per>.h, where <per> is the abbreviation for the peripheral. The register overlay structure defines peripheral hardware registers, matching the hardware memory in sequence and register offset.

The naming convention of the register overlay structure type is CSL_<*Per>*Regs, where <*Per>* is the abbreviated peripheral type. The pointer type for the register overlay structure has the convention *CSL_<*Per>*RegsOvly. For example, the register overlay structure type for a Host Port Interface (HPI) is CSL_HpiRegs, and the pointer is *CSL_HpiRegsOvly.

By assigning the base address of the peripheral instance to the structure pointer, the structure members can be used to access the peripheral registers.

The format of the register overlay structure is as follows:

```
typedef struct {
   volatile Uint32 REGISTER_1;
   volatile Uint32 REGISTER_2;
   :
   volatile Uint32 REGISTER_N;
} CSL_<Per>Regs;
```

The format of the register overlay structure pointer type definition is as follows:

```
typedef volatile CSL_<Per>Regs *CSL_<Per>RegsOvly;
```

As an example, here are the register overlay structure and the pointer type definition from the file cslr_uart.h:

```
/************************
* Register Overlay Structure
typedef struct {
 volatile Uint32 RBR;
  volatile Uint32 IER;
  volatile Uint32 IIR;
  volatile Uint32 LCR;
  volatile Uint32 MCR;
  volatile Uint32 LSR;
  volatile Uint32 RSVD0[2];
  volatile Uint32 DLL;
  volatile Uint32 DLH;
  volatile Uint32 REVID1;
  volatile Uint32 REVID2;
  volatile Uint32 PWREMU MGMT;
  volatile Uint32 MDR;
} CSL UartRegs;
/***************************
* Overlay structure typedef definition
```

1.3.2 Field Definitions

The register configuration layer header file for each peripheral also contains definitions for field mask and shift values and hardware reset values for registers and bit fields.

The naming convention for these constants is:

CSL_<PER>_<REG>_<FIELD>_<ACTION>, where <PER> is the peripheral name, <REG> is the register name, <FIELD> is the name of the bit field. <ACTION> stands for MASK, SHIFT, RESETVAL, or a constant token value.

The *PER* – *REG* portion of the constants represents the field name. This is important to the explanation of register configuration macros in section 2.

1.3.3 Bit Field Definition Example

In the UART Line Status Register, consider the member bit fields, RXFIFOE, TEMT and THRE The register configuration header file cslr_uart.h provides the following definitions relevant to this register:

```
/* LSR */
#define CSL UART LSR RXFIFOE MASK (0x00000080u)
#define CSL UART LSR RXFIFOE SHIFT (0x0000007u)
#define CSL UART LSR RXFIFOE RESETVAL (0x00000000u)
/*---RXFIFOE Tokens----*/
#define CSL UART LSR RXFIFOE NOERROR (0x00000000u)
#define CSL UART LSR RXFIFOE ERROR (0x00000001u)
#define CSL UART LSR TEMT MASK (0x00000040u)
#define CSL_UART_LSR_TEMT_SHIFT (0x00000006u)
#define CSL_UART_LSR_TEMT_RESETVAL (0x0000001u)
/*---TEMT Tokens---*/
#define CSL_UART_LSR_TEMT_FULL (0x00000000u)
#define CSL UART LSR TEMT EMPTY (0x0000001u)
#define CSL UART LSR THRE MASK (0x00000020u)
#define CSL UART LSR THRE SHIFT (0x0000005u)
#define CSL UART LSR THRE RESETVAL (0x0000001u)
```

The field names for the RXFIFOE, TEMT and THRE fields are UART_LSR_RXFIFOE, UART_LSR_TEMT and UART_LSR_THRE, respectively.

The configuration file also defines tokens. For example, tokens for checking if Transmit Holding Register is empty or contains data via, CSL_UART_LSR_TEMT_FULL or CSL_UART_LSR_TEMT_FULL respectively.

2 Macro Reference

CSL_FMK Field Make

Macro CSL_FMK (field, val)

Arguments field Field name, in the format <PER_REG_FIELD>

val Value

Return Value Uint32

Description Shifts and AND masks absolute value (val) to specified field location. The

result can then be written to the register using the register handle.

Evaluation ((val) << CSL ##PER REG FIELD## SHIFT) &

CSL ##PER REG FIELD## MASK

Example To set the Watchdog Timer Enable Bit (WDEN) in the Watchdog Timer

Control Register (WDTCR) to ENABLE (1):

tmrRegs->WDTCR |= CSL_FMK (TMR_WDTCR_WDEN, 1);

CSL FMKT Field Make Token

Macro CSL_FMKT (field, token)

Arguments field Field name, in the format <PER_REG_FIELD>

token Token

Return Value Uint32

Description Shifts and AND masks predefined symbolic constant (token) to specified

field location (field). The result can then be written to the register using the

register handle.

Evaluation CSL_FMK(PER_REG_FIELD, CSL_##PER_REG_FIELD##_##TOKEN)

Example To set the Watchdog Timer Enable Bit (WDEN) in the Watchdog Timer

Control Register (WDTCR) to ENABLE (1):

tmrRegs->WDTCR |= CSL FMKT (TMR WDTCR WDEN, ENABLE);

CSL_FMKR Field Make Raw

Macro CSL_FMKR (msb, lsb, val)

Arguments msb Most significant bit of field

lsb Least significant bit of field

val Value

Return Value Uint32

Description Shifts and AND masks absolute value (val) to specified field location,

specified by raw bit positions representing the most and least significant bits of the field (msb, lsb). The result can then be written to the register using the

register handle.

Evaluation ((val) & ((1 << ((msb) - (lsb) + 1)) - 1)) << (lsb)

Example To set the Watchdog Timer Enable Bit (WDEN) in the Watchdog Timer

Control Register (WDTCR) to ENABLE (1):

tmrRegs->WDTCR |= CSL FMKR (14, 14, 1);

CSL FEXT Field Extract

Macro CSL_FEXT (reg, field)

Arguments reg Register

field Field name, in the format <PER REG FIELD>

Return Value Uint32

Description Masks bit field (field) of specified register (reg) and right-justifies.

Evaluation ((reg) & CSL ##PER REG FIELD## MASK) >>

CSL ##PER REG FIELD## SHIFT

Example Check Timer Global Control Register (TGCR) to see if Timer 3:4 (TIM34RS)

is in reset:

if ((CSL_FEXT (tmrRegs->TGCR,
TMR TGCR TIM34RS)) == RESET ON)...

CSL_FEXTR Field Extract Raw

Macro CSL_FEXTR (reg, msb, lsb)

Arguments reg Register

msb Most significant bit of field lsb Least significant bit of field

Return Value Uint32

Description Masks bit field of register (reg) as specified by raw bit positions representing

the most and least significant bits of the field (msb, lsb), and right-justifies.

Evaluation ((reg) >> (lsb)) & ((1 << ((msb) - (lsb) + 1)) - 1)

Example Check Timer Global Control Register (TGCR) to see if Timer 1:2 (TIM34RS)

is in reset:

if ((CSL FEXTR (tmrRegs->TGCR, 0, 0)) == RESET ON) ...

CSL FINS Field Insert

Macro CSL_FINS (reg, field, val)

Arguments reg Register

field Field name in the format <PER_REG_FIELD>

val Value

Return Value None

Description Inserts the absolute value (val) at the specified field (field) in the register

(reg). This macro modifies the register.

Evaluation (reg) = ((reg) & ~CSL ##PER REG FIELD## MASK)

| CSL FMK(PER REG FIELD, val)

Example Set the Enable Mode for timer 3:4 (ENAMODE34) in the Timer Control

Register (TCR) to disabled:

CSL FINS (tmrRegs->TCR, TMR TCR ENAMODE34, 0);

CSL_FINST Field Insert Token

Macro CSL_FINST (reg, field, token)

Arguments reg Register

field Field name, in the format <PER REG FIELD>

token Token

Return Value None

Description Inserts predefined symbolic constant (token) at the specified field (field) in

the register (reg). This macro modifies the register.

Evaluation CSL_FINS((reg), PER_REG_FIELD,

CSL ##PER REG FIELD## ##TOKEN)

Example Set the Enable Mode for timer 3:4 (ENAMODE34) in the Timer Control

Register (TCR) to disabled:

CSL FINST (tmrRegs->TCR, TMR TCR ENAMODE34, DISABLED);

CSL_FINSR Field Insert Raw

Macro CSL_FINSR (reg, msb, lsb, val)

Arguments reg Register

msb Most significant bit of field lsb Least significant bit of field

val Value

Return Value None

Description Inserts the absolute value (val) in bit field of register (reg), as specified by

raw bit positions representing the most and least significant bits of the field

(msb, lsb). This macro modifies the register.

Evaluation (reg) = ((reg) & (((1 << ((msb) - (1sb) +1)) -1) << (1sb)))

| CSL FMKR (msb, lsb, val)

Example Set the Enable Mode for timer 3:4 (ENAMODE34) in the Timer Control

Register (TCR) to disabled:

CSL FINSR (tmrRegs->TCR, 23, 22, 0);

3 Examples

This section contains usage examples for the Chip Support Register Configuration Macros. The Platform Support Package (PSP) also provides working examples in the *ti/psp/cslr/<evm>/examples* directory.

3.1 EMIFB Example

This example performs the following steps:

- 1. Enables the DDR2 module
- 2. Sets up the hardware to default values and Normal Mode
- 3. Writes the Invalid values into DDR2 SDRAM area to over write the previous values
- 4. Writes valid data
- 5. Does the data comparison to ensure the written data is proper or not
- 6. Displays the messages based on step 5

```
#include <ti/psp/iom/cslr/csl types.h>
#include <ti/psp/iom/cslr/soc OMAPL137.h>
#include <ti/psp/iom/cslr/cslr emifb.h>
#include <ti/psp/iom/cslr/cslr syscfg OMAPL137.h>
#include <ti/psp/iom/cslr/cslr psc OMAPL137.h>
#include <stdio.h>
CSL_SyscfgRegsOvly sysRegs = (CSL_SyscfgRegsOvly)CSL_SYSCFG_0_REGS;
CSL_PscRegsOvly psc1Regs = (CSL_PscRegsOvly)CSL_PSC_1_REGS;
CSL EmifbRegsOvly emifbRegs = (CSL EmifbRegsOvly)CSL EMIFB 0 REGS;
/* DDR Base address */
Uint32 ddr base;
/* DDR size */
Uint32 ddr size;
/* Function to test SDRAM read write */
int sdramTest( void );
/* Function to initialize EMIFB */
int emifbInit( void );
/* Function to configure SDRAM */
int configSdram( void );
/* Function for testing invalid SDRAM address range */
Uint32 meminvaddr32( Uint32 , Uint32 );
/* Function for testing valid SDRAM address range */
Uint32 memaddr32( Uint32 , Uint32 );
/* Function for filling an SDRAM address range */
Uint32 memfill32( Uint32 , Uint32 , Uint32 );
```

```
int main( void )
 int result = 0;
  /* Intialize EMIF */
 result = emifbInit();
 if(result < 0)
      printf("EMIFB Initialization failed\n");
     return result;
 }
 else
  {
     printf("EMIFB Initialization success\n");
 /* Configure SDRAM */
 result = configSdram();
 if(result < 0)
      printf("SDRAM Configuration test failed\n");
     return result;
 }
 else
     printf("SDRAM Configuration success\n");
 /* Run SDRAM write/read test */
 result = sdramTest();
 if(result != 0)
     printf("SDRAM Read/Write example test failed\n");
     return result;
 else
     printf("SDRAM Read/Write example test success\n");
 return 0;
int emifbInit( void )
    volatile int pscTimeoutCount = 10240;
    int result = 0;
   sysRegs->KICKOR = 0x83e70b13;  // KickO register + data (unlock)
sysRegs->KICK1R = 0x95a4f1e0;  // Kick1 register + data (unlock)
    /* Set PINMUX's for enabling EMIFB */
    //0x11111188 : EMIFB, Check EMU0/RTCK : TND Verify 15 12 bits
    sysRegs->PINMUX0 = ( CSL SYSCFG PINMUX0 PINMUX0 31 28 EMB WE
CSL SYSCFG PINMUX0 PINMUX0 31 28 SHIFT |
                           CSL SYSCFG PINMUX0 PINMUX0 27 24 EMB RAS
CSL_SYSCFG_PINMUX0_PINMUX0_27_24_SHIFT |
```

```
CSL SYSCFG PINMUX0 PINMUX0 23 20 EMB CAS
                                                                     <<
CSL SYSCFG PINMUX0 PINMUX0 23 20 SHIFT |
                          CSL SYSCFG PINMUX0 PINMUX0 19 16 EMB CS0
                                                                     <<
CSL_SYSCFG_PINMUX0_PINMUX0_19_16_SHIFT |
                          CSL_SYSCFG_PINMUX0_PINMUX0_15_12_RESERVED1 <<
CSL_SYSCFG_PINMUX0_PINMUX0_15_12_SHIFT |
                          CSL SYSCFG PINMUX0 PINMUX0 11 8 EMB SDCKE
CSL_SYSCFG_PINMUX0 PINMUX0 11 8 SHIFT
                          CSL SYSCFG PINMUX0 PINMUX0 7 4 EMU0
CSL SYSCFG PINMUX0 PINMUX0 7 4 SHIFT
                          CSL SYSCFG PINMUX0 PINMUX0 3 0 RTCK
                                                                     <<
CSL_SYSCFG_PINMUX0_PINMUX0_3_0_SHIFT
                                     );
    //0x11111111; EMIFB
    sysRegs->PINMUX1 = ( CSL SYSCFG PINMUX1 PINMUX1 31 28 EMB A5
                                                                     <<
CSL SYSCFG PINMUX1 PINMUX1 31 28 SHIFT |
                          CSL SYSCFG PINMUX1 PINMUX1 27 24 EMB A4
                                                                     <<
CSL SYSCFG PINMUX1 PINMUX1 27 24 SHIFT |
                          CSL_SYSCFG_PINMUX1_PINMUX1_23_20_EMB_A3
CSL_SYSCFG_PINMUX1_PINMUX1_23_20_SHIFT |
                          CSL_SYSCFG_PINMUX1_PINMUX1_19_16 EMB A2
CSL SYSCFG PINMUX1 PINMUX1 19 16 SHIFT |
                          CSL SYSCFG PINMUX1 PINMUX1 15 12 EMB A1
                                                                     <<
CSL SYSCFG PINMUX1 PINMUX1 15 12 SHIFT |
                          CSL SYSCFG PINMUX1 PINMUX1 11 8 EMB A0
                                                                     <<
CSL SYSCFG PINMUX1 PINMUX1 11 8 SHIFT |
                          CSL SYSCFG PINMUX1 PINMUX1 7 4 EMB BA0
CSL SYSCFG PINMUX1 PINMUX1 7 4 SHIFT
                          CSL SYSCFG PINMUX1 PINMUX1 3 0 EMB BA1
                                                                    <<
CSL SYSCFG PINMUX1 PINMUX1 3 0 SHIFT );
    //0x11111111; EMIFB
    sysRegs->PINMUX2 = ( CSL_SYSCFG_PINMUX2_PINMUX2_31_28_EMB_D31 <<</pre>
CSL_SYSCFG_PINMUX2_PINMUX2_31_28_SHIFT |
                          CSL_SYSCFG_PINMUX2_PINMUX2_27_24 EMB A12 <<
CSL SYSCFG PINMUX2 PINMUX2 27 24 SHIFT |
                          CSL SYSCFG PINMUX2_PINMUX2_23_20_EMB_A11 <<
CSL SYSCFG PINMUX2 PINMUX2 23 20 SHIFT |
                          CSL_SYSCFG_PINMUX2_PINMUX2_19_16_EMB_A10 <<
CSL SYSCFG PINMUX2 PINMUX2 19 16 SHIFT |
                          CSL SYSCFG PINMUX2 PINMUX2 15 12 EMB A9
CSL SYSCFG PINMUX2 PINMUX2 15 12 SHIFT |
                          CSL SYSCFG PINMUX2 PINMUX2 11 8 EMB A8
CSL SYSCFG PINMUX2 PINMUX2 11 8 SHIFT |
                          CSL SYSCFG_PINMUX2_PINMUX2_7_4_EMB_A7
                                                                    <<
CSL SYSCFG PINMUX2 PINMUX2 7 4 SHIFT |
                          CSL_SYSCFG_PINMUX2_PINMUX2_3_0_EMB_A6
                                                                   <<
CSL SYSCFG PINMUX2 PINMUX2 3 0 SHIFT );
    //0x11111111; EMIFB
    sysRegs->PINMUX3 = ( CSL SYSCFG PINMUX3 PINMUX3 31 28 EMB D23 <<
CSL SYSCFG PINMUX3 PINMUX3 31 28 SHIFT |
                          CSL_SYSCFG PINMUX3_PINMUX3_27_24_EMB_D24 <<
CSL SYSCFG PINMUX3 PINMUX3 27 24 SHIFT |
                          CSL SYSCFG PINMUX3 PINMUX3 23 20 EMB D25 <<
CSL SYSCFG PINMUX3 PINMUX3 23 20 SHIFT |
                          CSL SYSCFG PINMUX3 PINMUX3 19 16 EMB D26 <<
CSL SYSCFG PINMUX3 PINMUX3 19 16 SHIFT |
                          CSL SYSCFG PINMUX3 PINMUX3 15 12 EMB D27 <<
CSL SYSCFG PINMUX3 PINMUX3 15 12 SHIFT |
```

```
CSL SYSCFG PINMUX3 PINMUX3 11 8 EMB D28
CSL SYSCFG PINMUX3 PINMUX3 11 8 SHIFT |
                          CSL SYSCFG_PINMUX3_PINMUX3_7_4_EMB_D29
                                                                    <<
CSL SYSCFG PINMUX3 PINMUX3 7 4 SHIFT
                          CSL SYSCFG PINMUX3 PINMUX3 3 0 EMB D30
CSL SYSCFG PINMUX3 PINMUX3 3 0 SHIFT
                                      );
    //0x11111111; EMIFB
    sysRegs->PINMUX4 = ( CSL SYSCFG PINMUX4 PINMUX4 31 28 EMB WE DQM3
CSL SYSCFG PINMUX4 PINMUX4 31 28 SHIFT |
                          CSL SYSCFG PINMUX4 PINMUX4 27 24 EMB D16
                                                                         <<
CSL SYSCFG PINMUX4 PINMUX4 27 24 SHIFT |
                          CSL SYSCFG PINMUX4 PINMUX4 23 20 EMB D17
CSL SYSCFG PINMUX4 PINMUX4 23 20 SHIFT |
                          CSL SYSCFG PINMUX4 PINMUX4 19 16 EMB D18
                                                                         <<
CSL SYSCFG PINMUX4 PINMUX4 19 16 SHIFT |
                          CSL SYSCFG PINMUX4 PINMUX4 15 12 EMB D19
                                                                         <<
CSL SYSCFG PINMUX4 PINMUX4 15 12 SHIFT |
                          CSL_SYSCFG_PINMUX4_PINMUX4_11_8_EMB_D20
CSL_SYSCFG_PINMUX4_PINMUX4_11_8_SHIFT
                          CSL SYSCFG PINMUX4 PINMUX4 7 4 EMB D21
CSL SYSCFG PINMUX4 PINMUX4 7 4 SHIFT
                          CSL SYSCFG PINMUX4 PINMUX4 3 0 EMB D22
                                                                         <<
CSL SYSCFG PINMUX4 PINMUX4 3 0 SHIFT );
    //0x11111111; EMIFB
    sysRegs->PINMUX5 = ( CSL SYSCFG PINMUX5 PINMUX5 31 28 EMB D6
                                                                         <<
CSL SYSCFG PINMUX5 PINMUX5 31 28 SHIFT |
                          CSL SYSCFG PINMUX5 PINMUX5 27 24 EMB D5
                                                                         <<
CSL SYSCFG PINMUX5 PINMUX5 27 24 SHIFT |
                          CSL SYSCFG PINMUX5 PINMUX5 23 20 EMB D4
                                                                         <<
CSL SYSCFG PINMUX5 PINMUX5 23 20 SHIFT |
                          CSL_SYSCFG_PINMUX5_PINMUX5_19_16_EMB_D3
                                                                         <<
CSL_SYSCFG_PINMUX5_PINMUX5_19_16_SHIFT |
CSL_SYSCFG_PINMUX5_PINMUX5_15_12_EMB_D2
CSL_SYSCFG_PINMUX5_PINMUX5_15_12_SHIFT |
                          CSL SYSCFG_PINMUX5_PINMUX5_11_8_EMB_D1
CSL SYSCFG PINMUX5 PINMUX5 11 8 SHIFT |
                          CSL SYSCFG_PINMUX5_PINMUX5_7_4_EMB_D0
                                                                         <<
CSL SYSCFG PINMUX5 PINMUX5 7 4 SHIFT
                          CSL SYSCFG PINMUX5 PINMUX5 3 0 EMB WE DQM2
                                                                         <<
CSL SYSCFG_PINMUX5_PINMUX5_3_0_SHIFT
                                      );
    //0x11111111; EMIFB
    sysRegs->PINMUX6 = ( CSL SYSCFG PINMUX6 PINMUX6 31 28 EMB D14
                                                                         <<
CSL_SYSCFG_PINMUX6_PINMUX6_31_28_SHIFT |
                          CSL_SYSCFG_PINMUX6_PINMUX6_27_24_EMB_D13
                                                                         <<
CSL_SYSCFG_PINMUX6_PINMUX6_27_24_SHIFT |
                          CSL SYSCFG PINMUX6 PINMUX6 23 20 EMB D12
CSL SYSCFG PINMUX6 PINMUX6 23 20 SHIFT |
                          CSL SYSCFG PINMUX6 PINMUX6 19 16 EMB D11
CSL_SYSCFG_PINMUX6 PINMUX6 19 16 SHIFT |
                          CSL_SYSCFG_PINMUX6_PINMUX6_15_12_EMB_D10
CSL SYSCFG PINMUX6 PINMUX6 15 12 SHIFT |
                          CSL SYSCFG PINMUX6 PINMUX6 11 8 EMB D9
CSL SYSCFG PINMUX6 PINMUX6 11 8 SHIFT
                          CSL SYSCFG PINMUX6 PINMUX6 7 4 EMB D8
CSL SYSCFG PINMUX6 PINMUX6 7 4 SHIFT
                          CSL SYSCFG PINMUX6 PINMUX6 3 0 EMB D7
                                                                         <<
CSL SYSCFG PINMUX6 PINMUX6 3 0 SHIFT );
```

```
//0x11111111; EMIFB, SPIO
    sysRegs->PINMUX7 = ( CSL SYSCFG PINMUX7 PINMUX7 31 28 SPI0 SCS0
                                                                        <<
CSL_SYSCFG_PINMUX7_PINMUX7_31_28_SHIFT |
                          CSL_SYSCFG_PINMUX7_PINMUX7_27_24_SPI0_ENA
                                                                         <<
CSL_SYSCFG_PINMUX7_PINMUX7_27_24_SHIFT |
                          CSL_SYSCFG_PINMUX7_PINMUX7_23_20_SPI0_CLK
CSL SYSCFG PINMUX7 PINMUX7 23 20 SHIFT |
                          CSL SYSCFG PINMUX7 PINMUX7 19 16 SPI0 SIMO0
                                                                         <<
CSL SYSCFG PINMUX7 PINMUX7 19 16 SHIFT |
                          CSL SYSCFG PINMUX7 PINMUX7 15 12 SPI0 SOMIO
                                                                         <<
CSL_SYSCFG_PINMUX7_PINMUX7_15_12_SHIFT |
                          CSL SYSCFG PINMUX7 PINMUX7 11 8 EMB WE DQMO
CSL SYSCFG PINMUX7 PINMUX7 11 8 SHIFT |
                          CSL SYSCFG PINMUX7 PINMUX7 7 4 EMB WE DQM1
CSL SYSCFG PINMUX7 PINMUX7 7 4 SHIFT |
                          CSL SYSCFG PINMUX7 PINMUX7 3 0 EMB D15
                                                                        <<
CSL SYSCFG PINMUX7 PINMUX7 3 0 SHIFT );
    /* Bring the EMIFB module out of reset */
    // deassert EMIFB local PSC reset and set NEXT state to ENABLE
    psc1Regs->MDCTL[CSL PSC EMIFB] = CSL FMKT( PSC MDCTL NEXT, ENABLE )
                              | CSL FMKT( PSC MDCTL LRST, DEASSERT );
    // move EMIFB PSC to Next state
   psc1Regs->PTCMD = CSL FMKT( PSC PTCMD GOO, SET );
    // wait for transition
    while ( ( CSL FEXT ( psc1Regs->MDSTAT[CSL PSC EMIFB], PSC MDSTAT STATE )
             != CSL PSC MDSTAT STATE ENABLE ) && (pscTimeoutCount > 0) )
        pscTimeoutCount--;
    if(pscTimeoutCount == 0)
        printf("EMIFB module power up timed out\n");
        result= -1;
   return result;
int configSdram (void )
   volatile Uint32 temp = 0;
    // ISSI IS42S16160B-6BL SDRAM, 2 x 16M x 16 (32-bit data path), 133MHz
   temp = emifbRegs->SDCFG;
   temp = ( ( CSL EMIFB SDCFG TIMUNLOCK SET << CSL EMIFB SDCFG TIMUNLOCK SHIFT)
// Unlock timing registers
               ( CSL EMIFB SDCFG CL TWO << CSL EMIFB SDCFG CL SHIFT )
   // CAS latency is 2
               ( CSL_EMIFB_SDCFG_IBANK_FOUR << CSL_EMIFB_SDCFG_IBANK_SHIFT )
   // 4 bank SDRAM devices
               ( CSL EMIFB SDCFG PAGESIZE 512W PAGE << CSL EMIFB SDCFG PAGESIZE SHIFT )
   // 512-word pages requiring 9 column address bits
);
   emifbRegs->SDCFG = temp;
    temp = emifbRegs->SDRFC;
```

```
temp = ( ( CSL EMIFB SDRFC LP MODE LPMODE << CSL EMIFB SDRFC LP MODE SHIFT)
    // Low power mode disabled
              ( CSL EMIFB SDRFC MCLKSTOP EN MCLKSTOP DIS <<
CSL EMIFB SDRFC MCLKSTOP EN SHIFT) | // MCLK stoping disabled
              ( CSL EMIFB SDRFC SR PD SELF REFRESH << CSL EMIFB SDRFC SR PD SHIFT)
    // Selects self refresh instead of power down
              ( 1040 << CSL_EMIFB_SDRFC_REFRESH_RATE_SHIFT)
    // Refresh rate = 7812.5ns / 7.5ns
   emifbRegs->SDRFC = temp;
   temp = emifbRegs->SDTIM1;
   temp = ( ( 25 << CSL EMIFB SDTIM1 T RFC SHIFT ) | // (67.5ns / 7.55ns) - 1 = TRFC
@ 133MHz
              ( 2 << CSL EMIFB SDTIM1 T RP SHIFT ) | // (20ns / 7.5ns) - 1 =TRP
              ( 2 << CSL\_EMIFB\_SDTIM1\_T\_RCD\_SHIFT ) | // (20ns / 7.5ns) - 1 = TRCD
              (1 << CSL_EMIFB_SDTIM1_T_WR_SHIFT )| // (14ns / 7.5ns) - 1 = TWR
              ( 5 << CSL EMIFB SDTIM1 T RAS SHIFT ) | // (45ns / 7.5ns) - 1 = TRAS ( 8 << CSL EMIFB SDTIM1 T RC SHIFT ) | // (67.5ns / 7.5ns) - 1 = TRC
( 2 << CSL_EMIFB_SDTIM1_T_RRD_SHIFT ) ); // *(((4 * 14ns) + (2 * 7.5ns)) / (4 * 7.5ns)) -1. = TRRD
                                                         // but it says to use this
formula if 8 banks but only 4 are used here.
                                                         // and SDCFG1 register only
suports upto 4 banks.
   emifbRegs->SDTIM1 = temp;
   temp = emifbRegs->SDTIM2;
   temp = ( (14 << CSL EMIFB SDTIM2 T RAS MAX SHIFT) | // not sure how they got this
number. the datasheet says value should be
                                                          // "Maximum number of
refresh_rate intervals from Activate to Precharge command"
                                                          // but has no equation. TRASMAX
is 120k.
             // ( 45 / 7.5 ) - 1
   emifbRegs->SDTIM2 = temp;
   temp = emifbRegs->SDCFG ;
   temp = ( ( CSL EMIFB SDCFG SDREN SDR ENABLE << CSL EMIFB SDCFG SDREN SHIFT)
             ( CSL EMIFB SDCFG TIMUNLOCK CLEAR << CSL EMIFB SDCFG TIMUNLOCK SHIFT)
    // lock timing registers
            ( CSL_EMIFB_SDCFG_CL_TWO << CSL_EMIFB_SDCFG_CL_SHIFT )
     // CAS latency is 2
             ( CSL EMIFB SDCFG IBANK FOUR << CSL EMIFB SDCFG IBANK SHIFT )
     // 4 bank SDRAM devices
            ( CSL EMIFB SDCFG PAGESIZE 512W PAGE << CSL EMIFB SDCFG PAGESIZE SHIFT ) );
// 512-word pages requiring 9 column address bits
   emifbRegs->SDCFG = temp;
   return 0;
int sdramTest( void )
       Int16 i, errors = 0;
   ddr base = 0xc0004000;
                                // DDR memory
                                // 1 MB
   ddr size = 0x00010000;
```

```
printf( " > Data test (quick)\n" );
    if ( memfill32( ddr base, ddr size, 0xFFFFFFFF ) )
       errors += 1;
    if ( memfill32( ddr_base, ddr_size, 0xAAAAAAA ) )
       errors += 2;
    if ( memfill32( ddr base, ddr size, 0x55555555 ) )
       errors += 4;
    if ( memfill32( ddr_base, ddr_size, 0x00000000 ) )
       errors += 8;
    if ( errors )
                 > Error = 0x%x\n", errors );
       printf( "
#if(1)
   printf( " > Addr test (quick) \n ");
   for (i = 0; i < 11; i++)
       printf("A%d ", i + 16);
       if ( memaddr32( ddr_base + (0x10000 << i), 0x10000 ) )</pre>
           printf("(X) ");
           errors += 16;
       }
   printf("\n");
   printf( " > Inv addr test (quick) \n " );
    for (i = 0; i < 11; i++)
       printf("A%d ", i + 16);
       if ( meminvaddr32( ddr base + (0x10000 << i), 0x10000 ) )</pre>
           printf("(X) ");
           errors += 16;
   printf("\n");
#endif
   return errors;
Uint32 meminvaddr32( Uint32 start, Uint32 len )
   Uint32 i;
   Uint32 end = start + len;
   Uint32 errorcount = 0;
   Uint32 *pdata;
   /* Write Pattern */
   pdata = (Uint32 *)start;
   for (i = start; i < end; i += 4)
       *pdata++ = ~i;
    }
```

```
/* Read Pattern */
    pdata = (Uint32 *)start;
    for (i = start; i < end; i += 4)
        if ( *pdata++ != ~i )
            errorcount++;
            break;
    }
   return errorcount;
Uint32 memaddr32( Uint32 start, Uint32 len )
   Uint32 i;
   Uint32 end = start + len;
    Uint32 errorcount = 0;
   Uint32 *pdata;
    /* Write Pattern */
    pdata = (Uint32 *)start;
    for ( i = start; i < end; i += 16 )
        *pdata++ = i;
        *pdata++ = i + 4;
        *pdata++ = i + 8;
        *pdata++ = i + 12;
    }
    /* Read Pattern */
   pdata = (Uint32 *)start;
for ( i = start; i < end; i += 4 )</pre>
        if ( *pdata++ != i )
            errorcount++;
            break;
    }
   return errorcount;
Uint32 memfill32( Uint32 start, Uint32 len, Uint32 val )
    Uint32 i;
    Uint32 end = start + len;
   Uint32 errorcount = 0;
   Uint32 *pdata;
   /* Write Pattern */
   pdata = (Uint32 *)start;
   for (i = start; i < end; i += 4)
       *pdata++ = val;
    }
```

```
/* Read Pattern */
pdata = (Uint32 *)start;
for ( i = start; i < end; i += 4 )
{
    if ( *pdata++ != val )
        {
        errorcount++;
        break;
    }
}</pre>
```

3.2 PLLC Example

The given example describes the delay routine, main routine which calls example routine, actual routine which configures the PLLC.

```
#include <stdio.h>
#include <ti/psp/iom/cslr/cslr_pllc.h>
#include <ti/psp/iom/cslr/soc OMAPL137.h>
static void setupPll1(int pll multiplier);
static int test pll1();
/* Pointer to register overlay structure */
CSL_PllcRegsOvly pllcRegs = ((CSL_PllcRegsOvly)CSL_PLLC_0_REGS);
@func sw wait
   @desc
    This is the delay routine.
void sw wait(int delay)
  volatile int i;
  for( i = 0; i < delay; i++ ) {
* ------
   @func main
   @desc
    This is the main routine which calls example routine.
int main()
  printf("Configure PLL1 with register layer macros\n");
  printf("Please wait System PLL Initialization is in Progress.....\n");
```

```
return(test pll1());
  ______
    @func setupPll1
    @desc
      This is the actual routine which configures PLLO.
*/
void setupPll1(int pll multiplier)
    /\star Set PLLENSRC '0', PLL Enable(PLLEN) selection is controlled through MMR \star/
   CSL FINST(pllcRegs->PLLCTL, PLLC PLLCTL PLLENSRC, CLEAR);
    /*Set PLL BYPASS MODE */
   CSL_FINST(pllcRegs->PLLCTL, PLLC_PLLCTL_PLLEN, BYPASS);
   /*wait for some cycles to allow PLLEN mux switches properly to bypass clock*/
   sw wait(150);
   /* Reset the PLL */
   CSL_FINST(pllcRegs->PLLCTL, PLLC_PLLCTL_PLLRST, ASSERT);
   /*PLL stabilisation time*/
   sw wait(1500);
   /*Program PREDIV Reg, POSTDIV register and OSCDIV1 Reg
   1.predvien pi is set to '1'
   2.prediv_ratio_lock_pi is set to '1', RATIO field of PREDIV is locked
   3.Set the PLLM Register
   4.Dont program POSTDIV Register
   /* Set PLL Multiplier */
   pllcRegs->PLLM = pll_multiplier;
   /*wait for PLL to Reset properly=>PLL reset Time*/
   sw_wait(128);
   /*Bring PLL out of Reset*/
   CSL FINST(pllcRegs->PLLCTL, PLLC PLLCTL PLLRST, DEASSERT);
    /*Wait for PLL to LOCK atleast 2000 MXI clock or Reference clock cycles*/
   sw wait(2000);
    /*Enable the PLL Bit of PLLCTL*/
   CSL FINST(pllcRegs->PLLCTL, PLLC PLLCTL PLLEN, PLL);
```

3.3 GPIO Example

This example demonstrates the use of GPIO module. The sample does this by configuring the GPIO pin GPIO0_7(configured as output pin) as an interrupt pin. The task then sets the status of the pin to high to trigger an interrupt which is then serviced by an ISR function.

```
#include <stdio.h>
#include <c6x.h>
#include <ti/psp/iom/cslr/cslr_gpio.h>
#include <ti/psp/iom/cslr/cslr syscfg OMAPL137.h>
#include <ti/psp/iom/cslr/soc OMAPL137.h>
#include <ti/psp/iom/cslr/cslr psc OMAPL137.h>
#include <ti/psp/iom/cslr/cslr intc.h>
/*-----
                  GLOBAL VARIABLES
/*----*/
/* sys config registers overlay
CSL SyscfgRegsOvly sysRegs = (CSL SyscfgRegsOvly)(CSL SYSCFG 0 REGS);
/* Psc register overlay
CSL PscRegsOvly psc1Regs = (CSL PscRegsOvly) (CSL PSC 1 REGS);
                                                           */
/* Gpio register overlay
CSL_GpioRegsOvly gpioRegs = (CSL_GpioRegsOvly) (CSL GPIO 0 REGS);
                                                           */
/* Interrupt Controller Register Overlay
CSL IntcRegsOvly intcRegs = (CSL IntcRegsOvly) CSL INTC 0 REGS;
/*----*/
/*
                                                          */
                  EXTERNAL FUNCTION PROTOTYPES
/*----*/
extern void intcVectorTable(void);
static void delay(Uint32 count);
volatile Int32 status = 0;
#define GPIO LPSC NUM
#define GPIOO EVENT 65
```

```
#define MAX BLINK
void gpioExample(void)
   Uint32 ledBlinkCount = 0;
   volatile Uint32 temp = 0;
   volatile Uint32 pscTimeoutCount = 10240u;
   /* Key to be written to enable the pin mux registers to be written
                                                                               */
   sysRegs -> KICKOR = 0x83e70b13;
   sysRegs->KICK1R = 0x95A4F1E0;
    /* mux between EMA D8 and GPIO0 8 : enable GPIO0 8 (User Switch - "SW3-1") */
   sysRegs->PINMUX14 = ( (CSL SYSCFG PINMUX14 PINMUX14 27 24 GPIO0 8) << \
                        (CSL SYSCFG PINMUX14 PINMUX14 27 24 SHIFT) );
    /* mux between EMA D12 and GPI00 12 : enable GPI00 12 (User Led - "DS1")
                                                                                 */
   sysRegs->PINMUX15 = ( (CSL_SYSCFG_PINMUX15_PINMUX15_11_8_GPIO0_12) << \
                        (CSL SYSCFG PINMUX15 PINMUX15 11 8 SHIFT) );
    /* lock the pinmux registers
                                                                               */
   sysRegs->KICKOR = 0x00000000;
   sysRegs->KICK1R = 0x00000000;
 /* Bring the GPIO module out of sleep state
                                                                               * /
 /* Configure the GPIO Module to Enable state */
 psc1Regs->MDCTL[GPIO LPSC NUM] =
                              ( (psc1Regs->MDCTL[GPIO LPSC NUM] & 0xFFFFFFE0) | \
                                 CSL PSC MDSTAT STATE ENABLE );
 /* Kick start the Enable Command */
 temp = psc1Regs->PTCMD;
 temp = ( (temp & CSL PSC PTCMD GOO MASK) |
           (CSL PSC PTCMD GOO SET << CSL PSC PTCMD GOO SHIFT) );
 psc1Regs->PTCMD |= temp;
 /*Wait for the power state transition to occur */
 while ( ((psc1Regs->PTSTAT & (CSL PSC PTSTAT GOSTATO IN TRANSITION)) != 0)
                     && (pscTimeoutCount>0) )
     pscTimeoutCount--;
  /* Check if PSC state transition timed out */
 if(pscTimeoutCount == 0)
     printf("GPIO PSC transition to ON state timed out\n");
 /* Wait for MODSTAT = ENABLE/DISABLE from LPSC */
 pscTimeoutCount = 10240u;
 while( ((psclRegs->MDSTAT[GPIO LPSC NUM] & (CSL PSC MDSTAT STATE MASK))
                != CSL PSC MDSTAT STATE ENABLE) && (pscTimeoutCount>0))
     pscTimeoutCount--;
  /* If timeout, the resource may not be functioning */
 if (0 == pscTimeoutCount)
```

```
printf("GPIO Module Enable timed out\n");
     return;
  }
  /* Configure GPIO0 12 (GPIO0 12 PIN) as an output */
  gpioRegs->BANK[0].DIR &= ~(CSL GPIO DIR DIR IN << CSL GPIO DIR DIR12 SHIFT);
  /* Configure GPIO0 8 (GPIO0 8 PIN) as an input */
 temp = gpioRegs->BANK[0].DIR;
  temp = ( (temp & CSL GPIO DIR DIR8 MASK) |
                      (CSL_GPIO_DIR_DIR_IN << CSL_GPIO_DIR_DIR8_SHIFT) );
 gpioRegs->BANK[0].DIR |= temp;
  /* Set Data high in SET DATA register for GPIO(GPIO0 12 PIN).
  * This turns the LED off -see schematic
  temp = gpioRegs->BANK[0].SET DATA;
  temp = ( (temp & CSL GPIO SET DATA SET12 MASK) |
            (CSL_GPIO_SET_DATA_SET_SET << CSL_GPIO_SET_DATA_SET12_SHIFT));
 gpioRegs->BANK[0].SET DATA |= temp;
                                                                               */
  /* Enable GPIO Bank interrupt for bank 0
 temp = gpioRegs->BINTEN;
  temp = ( (temp & CSL GPIO BINTEN ENO MASK) |
                    (CSL GPIO BINTEN ENO ENABLE << CSL GPIO BINTEN ENO SHIFT) );
 gpioRegs->BINTEN |= temp;
 /* Configure GPIO(GPIO0 8 PIN) to generate interrupt on rising edge
                                                                               * /
 temp = gpioRegs->BANK[0].SET RIS TRIG;
 temp = ( (temp & CSL GPIO SET RIS TRIG SETRIS8 MASK) |
            (CSL GPIO SET RIS TRIG SETRIS ENABLE << CSL GPIO SET RIS TRIG SETRIS8 SHIFT)
);
 gpioRegs->BANK[0].SET RIS TRIG |= temp;
    /* map GPIO bank 0 event to cpu int4
                                                                               */
    CSL FINS(intcRegs->INTMUX1, INTC INTMUX1_INTSEL4,GPIO0_EVENT);
    /\star set ISTP to point to the vector table address
    ISTP = (unsigned int)intcVectorTable;
    /* clear all interrupts, bits 4 thru 15
    ICR = 0xFFF0;
    /* enable the bits for non maskable interrupt and CPUINT4
    IER = 0x12;
    /* enable interrupts, set GIE bit
    _enable_interrupts();
    printf("Waiting for GPIO Interrupt\n");
    while(0 == status)
        printf("Waiting for user to configure SW3-1\n");
        delay(5000);
     printf("GPIO Interrupt occured !\n");
    disable interrupts();
```

```
while (ledBlinkCount++ < MAX BLINK)
        /* Make the GPIO pin (GPIOO_12_PIN) conected to the LED to low. *
         * This turns on the LED - see schematic
        temp = gpioRegs->BANK[0].CLR DATA;
        temp = ( (temp & CSL_GPIO_CLR_DATA_CLR12_MASK) |
            (CSL GPIO CLR DATA_CLR_CLR << CSL_GPIO_CLR_DATA_CLR12_SHIFT) );
        gpioRegs->BANK[0].CLR DATA |= temp;
        delay(2000);
        ^{\prime *} Make the GPIO pin (GPIO0 12 PIN) conected to the LED to high ^{\star}
         * This turns the off the LED - see schematic
        temp = gpioRegs->BANK[0].SET DATA;
        temp = ( (temp & CSL GPIO SET DATA SET12 MASK) |
            (CSL GPIO SET DATA SET SET << CSL GPIO SET DATA SET12 SHIFT) );
        gpioRegs->BANK[0].SET DATA |= temp;
        delay(2000);
    printf("End of GPIO sample application!\n");
void main (void)
  gpioExample();
interrupt void GPIO input isr()
    /* Let this be here now. I want to see the Heart beat :-) */
   status=1;
* \brief
             Function to introduce a delay in to the program.
* \param
             count [IN] delay count to wait
* \return
            None
static void delay(Uint32 count)
    volatile Uint32 tempCount = 0;
    volatile Uint32 dummyCount = 0;
    for (tempCount = 0; tempCount < count; tempCount++)</pre>
        for (dummyCount = 0; dummyCount < count; dummyCount++)</pre>
            /* dummy loop to wait for some time */
    }
```

4 References

• OMAPL137 System-on-Chip (SoC) Reference Guide