## B) Pre-Lab Answers:

- 1) 2 MHz
- 2) To set the CLK to 16 MHz:
  - a) Enable the 32Mhz CLK
  - b) Wait until its enable flag is set
  - c) Write the "IOREG" signature to CPU CCP
  - d) Set the prescaler to 2 to divide 32MHz by 2
  - e) Write the "IOREG" signature to CPU\_CCP again
  - f) Select the 32Mhz CLK
- 3) One would use the phase locked loop (PLL) to augment the 32Mhz by a factor of 4 to produce a 128Mhz CLK. Then this would be selected as the input for the system CLK. Prescaler A would be set to 1 and the resulting CLK<sub>PER4</sub> would be at a frequency of 128MHz. Then prescaler B would be set to 2 which would result in CLK<sub>PER2</sub> outputting a CLK signal at 64Mhz. Finally, prescaler C would be set to 2 which would result in the CPU's clock running at 32Mhz.
- 4) Timers are useful because they let the CPU work on another process without having to constantly decrement a counter. Thus, when a timer is up, an interrupt can be triggered and the CPU can then immediately operate on a separate task.
- 5) From 4k to 16k or 0x004000 to 0xFFFFFF
- 6) It is called 3 port ALE1 because is uses the pins of three ports (Ports J, K, And H) to output the proper addresses. It is AEL1 because a latch is used for multiplexing between bytes 0 and 1 of the SRAM address.
- 7) As stated in my answer for problem 6, ports J, K, and H are used for the 3-port setup. Port K is used to transmit bits [7:0] and [15:8] of the SRAM address as determined by whether the AEL signal is true or not. Port J only transmits bits [7:0] of the SRAM address. Finally, port H is used to indicate what actions are being taken by the EBI along with bits [19:16] of the SRAM address. Bit 0 represents the Write signal, Bit 1 represents the Read signal, and Bit 2 represents the ALE signal. Bit 3 is unused, and bits [7:4] are multiplexed between the chip select signals and bits [19:16] of the SRAM address.
- 8) 256 Kilobits. I looked up the data sheet, and then calculated for safe measure: 15 address pins \* 1 byte per address  $\rightarrow$  2<sup>15</sup> = 32,768 bytes per address or a 32KB SRAM
- 9) No for 32K as this is the size of our SRAM and all address lines will be used. Yes for 64K as there will be one extra bit, meaning 2<sup>1</sup> or 2 aliases.

## C) Problems encountered:

At first, I was unable to select the 32MHz clock, but I realized that the CPU\_CPP reg has to have "IOREG" written to it directly before both the prescaler and clock control are written to.

## **D)** Future Work/Applications:

I really enjoyed using the interrupts and I look forward to the next lab where we focus on them to a greater extent.

### **E)** Schematics:

Not applicable for this lab.

## F) Pseudocode/Flowcharts:

## Part A Pseudocode:

```
Mark Schuster | EEL 3744 ( 10/01/2017 )

JICK 2G (Void) {

USE 32MH2 CLK ( 4);

Set Port C[7] = 7 cutput;

Port C[7] != Sys_CLK;

While (true);

return;

boid USE 32MH2 (LK (int, num) {

I Set Sys_CLK, period = 7 num x Sys_CLK, period;

return;

}
```

### Part B Pseudocode:

```
Mark Shuster EEL3744C 10/01/2017

Void Lab2b(wid) {

1 USE 32MH2 CLK (4);

Set TCC2. Clk Pariod =7 1024*TCC2. clkPariod;

Set TCC2. count Pariod => 0x00FF;

Set Part C[7:0] => cutput;

While (true) {

Part C[7:0]:= TC(2. cnt Low Byte)

Part C[7:0]:= TC(2. cnt Low Byte)

Void USEMH2 (LK (int num) {

I set Sys-CLK. pariod => num*x sys-CLK. pariod;

I raturn;

3
```

## Part C Pseudocode:

```
Mark Schuster EEL3744C
                                          10/01/2017
Void lab2c (void) 5
  Z = ext Sram. base Addr;
Y != ext Srom. base Addr;
   INITEBE();
    * Y= = Ox A5;
   int regolit * Z;
  int result;
it (road = = 0xAS)
I result := SUCCESS;
   clsci
1 rosult := FAILURE;
 while (true);
  roturn;
void ENITERT (void) }
| Set Port J[7:0] => Input;
| Set Port K[7:0] => Output;
| Set Port M[7:0] => Output;
| int + tmp := Z;
| Z:= BBI. (SO, base Addr;
  *Z: = ext Scam, buse Addr;
  Set EBT => MODE_AEL1_3PORT_CS_86H,
  Set EBI, (SO => MODE-5RAM-32k)
  roturn;
```

### Part D Pseudocode:

```
Mary Schuster
                  EEL3744-C
void leb20 (void) ?
  Sct Global-Internpt-Flag => true;
  USE 32 MHZ (LK(1))
  INITERIC);
  Set PortASTIOT => input;
 50+ Port([7:0] => cutput;
  Z:= ext Srcm, boso Addr!
  7: = ext Srom, buse Addri
  While (true) 5
    if (PCCZ, cmpHFlag)
      TCCZ. cmpA Flag := fclso;
     Port( [7:0]:= * Z )
frotum;
wid SEPPEMER(wid) {
 Sot TCC2. c/hPoriod => 1024xTC(2, c/hPoriod)
 Sat TCC2. count Horizod = 7 0x 7000;
 Set TCCZ, CMPA= 70x7Dco;
rotum!
void INITERI (void) }
| Set Port ][7:0] => Input;
| Set Port K[7:0] => Cutput;
| Set Port M[7:0] => Output;
| int* tmp := Z;
  Z := BI, CSO, base Addr;
 *Z: = ext Sram. buse Addr:
 Set EBT = > MODE_AEL1_3PORT_CS_8bit;
 Set EBE, (SO => MODE-8RAM-32k;
1 return;
Void USEMHZ(LK(int num) {
1 set Sys_CLK. poriod =7 num*sxs_(LK. poriod)
1 roturn;
```

## **G)** Program Code:

#### lab2a.asm:

```
; Lab 2 part A
; Name:
                 Mark L. Schuster
; Section #:
                1540
; TA Name: Christopher Crary
; Description: Sets the system clock to the 32Mhz clock
                 with a given prescaler.
.nolist
                                    ; Included for fun.
.include "ATxmega128A1Udef.inc"
.list
                                   ; Denotes the input for the USE32MHzCLK input. Will hold the prescaler value. ; Enables the 32Mhz CLK. ; The value that sets the CPU_CCP reg to 'IOREG' mode.
.def clkPrescaler = r17
.equ CLKEN = 0b0010
.equ IOREG = 0xD8
                                   ; Value that sets Prescaler A to 4.
; Value to select the 32MHz CLK.
.equ CLKPS = 0b00001100
.equ CLKSEL = 1
equ CLKOUT = 0b00000001
.equ MSBOUT = 0b10000000
                                    ; Value to output the CLK signal to port C.
                                    ; Value to set the MSB of a port to output.
.org 0x0000
    rjmp init
                                    ; Start at 0x0000 and jump to program.
.org 0x200
init:
    ldi clkPrescaler, CLKPS
                                    ; Load the prescaler value and call USE32MHzCLK.
    rcall USE32MHzCLK
main:
    ldi r16, MSBOUT
sts PORTC_DIRSET, r16
                                    ; Set the MSB of port C to output.
    ldi r16, CLKOUT
                                    ; Output the CLK signal to port C,
    sts PORTCFG_CLKEVOUT, r16
    jmp run
                                    ; Loop endlessly.
.org 0x300
; Subroutine Name: USE32MHzCLK
; Sets the external 32MHz as the active clock for the device
; Inputs: r17 as the desired prescaler for the clock
  Outputs: None
; Affected: r16, r17
USE32MHzCLK:
    push r16
                                    ; Preserve the values of r16, r17.
    push r17
                                    ; Load the CLK enable value and store it in the CLK control.
    ldi r16, CLKEN
    sts OSC_CTRL, r16
checkReady:
    lds r16, OSC_STATUS
                                    ; This section pulls the oscillator status reg and constantly
    andi r16, CLKEN
                                    ; checks if the 32Mhz CLK is ready yet.
    cpi r16, CLKEN
                                    ; If it is move on, if not loop continuously.
    breq clockSel
    rjmp checkReady
clockSel:
    ldi r16, IOREG
                                    ; Write 'IOREG' to the CPU_CCP to allow the CLK Prescaler
    sts CPU_CCP, r16
                                    ; to be written to.
    sts CLK_PSCTRL, clkPrescaler
    sts CPU_CCP, r16
                                    ; Write 'IOREG' to the CPU_CCP to allow the CLK Control
                                    ; to be set to output the \overline{\mbox{32}} MHz.
    ldi r16, CLKSEL
    sts CLK_CTRL, r16
                                    ; Restore the values of r16 and r17.
    pop r17
    pop r16
    ret
                                    ; return.
```

#### lab2b.asm:

```
; Lab 2 part B
                Mark L. Schuster
; Name:
; Section #:
              1540
; TA Name:
               Christopher Crary
; Description: Setup a timer/counter to run at 1024 times the period
                                       of the system clock and out put the lower byte of the
                                        count to be analyzed.
                                 ; Included for fun.
.nolist
.include "ATxmega128A1Udef.inc"
.def clkPrescaler = r17
                                 ; Denotes the input for the USE32MHzCLK input. Will hold the prescaler value.
.equ CLKEN = 0b0010
.equ IOREG = 0xD8
                                 ; Enables the 32Mhz CLK.
                                 ; The value that sets the CPU_CCP reg to 'IOREG' mode.
.equ CLKPS = 0b00001100
                                 ; Value that sets Prescaler A to 4.
; Value to select the 32MHz CLK.
.equ CLKSEL = 1
                                 ; Value to output the CLK signal to port C.
.equ CLKOUT = 0b00000001
.equ TCSEL = 0b0111
                                 ; Value to set the prescaler of the TC to be 1024 time the period of the system CLK.
.equ TCPER = 0x00FF
                                  ; Value of the TC period.
.equ ALLOUT = 0xFF
                                 ; 8-bit vector that will set an 8-bit GPIO port to output.
.org 0x0000
                                 ; Start at 0x0000 and jump to program.
   rjmp init
.org 0x200
init:
   ldi clkPrescaler, CLKPS
                                 ; Load the prescaler value and call USE32MHzCLK.
   rcall USE32MHzCLK
counterInit:
   ldi r16, TCSEL
                                  ; Enable the TC and set its period to be 1024 times that of the system CLK.
    sts TCC2_CTRLA, r16
   ldi r16, low(TCPER)
sts TCC2_LPER, r16
                                 ; Load the period of the TC into the TC's period regs.
    ldi r16, high(TCPER)
   sts TCC2_HPER, r16
portcInit:
    ldi r16, ALLOUT
                                  ; Set port C to output.
    sts PORTC DIRSET, r16
   lds r16, TCC2_LCNT
                                 ; Load the lower byte of the TC's count and output it
    sts PORTC_OUT, r16
                                 ; to port C.
                                 ; Repeat that action forever.
   rjmp main
.org 0x300
    : Subroutine Name: USE32MHzCLK
; Sets the external 32MHz as the active clock for the device
 Inputs: r17 as the desired prescaler for the clock
; Outputs: None
 Affected: r16, r17
USE32MHzCLK:
   push r16
                                 ; Preserve the values of r16, r17.
    push r17
   ldi r16, CLKEN
                                  ; Load the CLK enable value and store it in the CLK control.
   sts OSC_CTRL, r16
checkReady:
   lds r16, OSC_STATUS
                                 ; This section pulls the oscillator status reg and constantly
   andi r16, CLKEN
cpi r16, CLKEN
                                  ; checks if the 32Mhz CLK is ready yet.
   breq clockSel
                                  ; If it is move on, if not loop continuously.
   rjmp checkReady
clockSel:
                                  ; Write 'IOREG' to the CPU_CCP to allow the CLK Prescaler
   ldi r16, IOREG
    sts CPU_CCP, r16
                                  ; to be written to.
    sts CLK_PSCTRL, clkPrescaler
    sts CPU_CCP, r16
                                  ; Write 'IOREG' to the CPU_CCP to allow the CLK Control
    ldi r16, CLKSEL
                                  ; to be set to output the 32 MHz.
    sts CLK_CTRL, r16
                                  ; Restore the values of r16 and r17.
    pop r17
    pop r16
    ret
                                  ; return.
```

#### lab2c.asm:

```
; Lab 2 part C
                Mark L. Schuster
; Name:
; Section #:
                1540
 TA Name:
                Christopher Crary
; Description: Initialize the SRAM's mapped address to 0x200000 using the EBI
                                   ; Included for fun.
.nolist
.include "ATxmega128A1Udef.inc"
.list
.equ EBIBASEADDR = 0x200000
                                  ; Value of the base address of where the external SRAM is to be mapped.
.equ EBIINIT = 0b01000001
                                  ; Value to set the EBI to the 3-port, AEL1 with chip select mode and 8 bit reg sizes.
                                   ; 8-bit vector that will set an 8-bit GPIO port to output.
.equ ALL_OUT = 0xFF
.equ ALL_IN = 0x00
                                     8-bit vector that will set an 8-bit GPIO port to input.
.equ EBI_PORTH_OUT = 0b11110111
                                   ; 8-bit vector that will set all bits of port H as output aside from bit 3.
.equ EBISRAMEN = 0b00011101
                                   ; Value to set the EBI to SRAM mode with a 32K address space.
.org 0x0000
    rjmp init
                                  ; Start at 0x0000 and jump to program.
.org 0x200
init:
    ldi ZL, byte3(EBIBASEADDR)
                                   ; Load the SRAM base address into both the Z and Y pointers.
    out CPU_RAMPZ, ZL
ldi ZH, byte2(EBIBASEADDR)
ldi ZL, byte1(EBIBASEADDR)
ldi YL, byte3(EBIBASEADDR)
    out CPU_RAMPY, YL
    ldi YH, byte2(EBIBASEADDR)
    ldi YL, byte1(EBIBASEADDR)
    rcall INITEBI
                                   ; Call the INITEBI subroutine.
loop:
ldi r16, 0xA5
                                  ; Load 0xa5 into a reg and write it to the SRAM.
    st Y, r16
    ld r17, Z
                                   ; Load the written value back from the SRAM.
    rjmp loop
                                  ; Loop endlessly.
; Subroutine Name: INITEBI
; Initialized the EBI
; Inputs: None
; Outputs: None
; Affected: r16, Z
INITEBI:
    push r16
                                    ; Preserve r16 and the Z pointer.
    mov r16, ZL
    push r16
    mov r16, ZH
    push r16
    lds r16, CPU_RAMPZ
    push r16
    ldi r16, ALL_IN
                                    ; Set port J to input.
    sts PORTJ_DIRSET, r16
    ldi r16, ALL_OUT
                                     Set port K to output.
    sts PORTK_DIRSET, r16
    ldi r16, EBI_PORTH_OUT
sts PORTH_DIRSET, r16
                                    ; Set all port H to output expect for bit 3 which goes unused.
    ldi r16, EBIINIT
                                    ; Set the EBI to the 3-port, AEL1 with chip select mode with 8 bit reg sizes.
    sts EBI_CTRL, r16
    ldi ZL, 0x00
                                     Clear Z's ramp, and set Z to the address of chip 0's base address.
    out CPU_RAMPZ, ZL
    ldi ZL, low(EBI_CS0_BASEADDR)
    ldi ZH, high(EBI_CS0_BASEADDR)
    ldi r16, byte2(EBIBASEADDR)
                                     Then load the chosen base address into chip 0's base address's location.
    st Z+, r16
ldi r16, byte3(EBIBASEADDR)
    st Z, r16
    ldi r16, EBISRAMEN
                                     Specify that chip 0 is SRAM with a 32K address space.
    sts EBI_CS0_CTRLA, r16
    pop r16
                                     Restore r16 and the Z pointer.
    mov ZL, r16
    out CPU_RAMPZ, r16
    pop r16
    mov ZH, r16
    pop r16
    mov ZL, r16
    pop r16
                                    ; Return.
```

### lab2d.asm:

```
; Lab 2 part D
; Name:
                Mark L. Schuster
; Section #:
                1540
 TA Name:
                Christopher Crary
; Description:
                Program that establishes external SRAM at 0x200000 and writes the current switch values to the SRAM
                every second. Additionally, the current value at the location of the stored switch values is outputted
                to the LEDs every second.
                                   ; Included for fun.
.nolist
.include "ATxmega128A1Udef.inc"
.equ EBIBASEADDR = 0x200000
                                   ; Value of the base address of where the external SRAM is to be mapped.
.equ EBIINIT = 0b01000001
.equ ALL_OUT = 0xFF
                                     Value to set the EBI to the 3-port, AEL1 with chip select mode and 8 bit reg sizes.
                                     8-bit vector that will set an 8-bit GPIO port to output.
                                     8-bit vector that will set an 8-bit GPIO port to input.
8-bit vector that will set all bits of port H as output aside from bit 3.
.equ ALL_IN = 0x00
.equ EBI_PORTH_OUT = 0b11110111
.equ EBISRAMEN = 0b00011101
                                     Value to set the EBI to SRAM mode with a 32K address space.
.def clkPrescaler = r17
                                     Denotes the input for the USE32MHzCLK input. Will hold the prescaler value.
.equ CLKEN = 0b0010
                                   ; Enables the 32Mhz CLK.
.equ IOREG = 0xD8
                                   ; The value that sets the CPU_CCP reg to 'IOREG' mode.
.equ CLKPS = 0b00000000
                                     Value that sets Prescaler A to 4.
.equ CLKSEL = 1
.equ CLKOUT = 0b00000001
                                   ; Value to select the 32MHz CLK.
                                   ; Value to output the CLK signal to port C.
                                   ; Value to set the prescaler of the TC to be 1024 time the period of the system CLK. ; Value of the TC period.
.equ TCSEL = 0b0111
.equ TCPER = 0x7D00
.equ TCCMPAINT = 0b00010000
                                   ; Value to init the TC compare A reg.
.equ TCCMPA_INTFLAGLOC = 4
                                   ; Location of the compare interrupt flag in the TC's interrupt flags reg.
.org 0x0000
    rjmp init
                                   ; Start at 0x0000 and jump to program.
.org 0x100
init:
   sei
                                   ; Set the global interrupt bit.
                                   ; Call INITEBI.
    rcall INITEBI
    ldi clkPrescaler, CLKPS
                                   ; Load the prescaler input for USE32MHzCLK and then call it.
    rcall USE32MHzCLK
                                   ; Call SETTIMER.
    rcall SETTIMER
portcInit:
                                   ; Set 'initValue' to 8-bit GPIO input vector.
    ldi r16, ALL_IN
    sts PORTA_DIRSET, r16
                                   ; Set PORTA to be input.
                                   ; Set 'initValue' to 8-bit GPIO output vector.
    ldi r16, ALL_OUT
    sts PORTC_DIRSET, r16
                                     Set PORTC to be output.
                                     Load the base address of the external SRAM into the Z
    ldi ZL, byte3(EBIBASEADDR)
    out CPU_RAMPZ, ZL
                                     and Y pointers.
    ldi ZH, byte2(EBIBASEADDR)
    ldi ZL, byte1(EBIBASEADDR)
    ldi YL, byte3(EBIBASEADDR)
   out CPU_RAMPY, YL
ldi YH, byte2(EBIBASEADDR)
    ldi YL, byte1(EBIBASEADDR)
main:
    lds r16, TCC2_INTFLAGS
                                   ; Check the compare {\tt A} interrupt flag of the TC.
    mov r17, r16
   andi r16, TCCMPAINT
cpi r16, TCCMPAINT
                                     If it is set, move to toggle.
    breq toggle
    rjmp main
                                   ; If not, loop to check again.
toggle:
    cbr r17, TCCMPA_INTFLAGLOC
                                   ; Clear the interrupt flag from the TC's interrupt flags reg.
    sts TCC2_INTFLAGS, r17
    lds r16, PORTA_IN
                                     Pull the current switch values and store them in the
                                     external SRAM.
    st Y, r16
    ld r17, Z
                                     Load the switch values back from SRAM and output them to
    sts PORTC_OUT, r17
                                   ; the LEDs.
                                   ; Loop to wait for the flag to be set again.
    rimp main
 ; Subroutine Name: USE32MHzCLK
 Sets the external 32MHz as the active clock for the device
; Inputs: r17 as the desired prescaler for the clock
 Outputs: None
; Affected: r16, r17
USE32MHzCLK:
   push r16
                                   ; Preserve the values of r16, r17.
    push r17
    ldi r16, CLKEN
                                   ; Load the CLK enable value and store it in the CLK control.
```

```
sts OSC_CTRL, r16
checkReadv:
   lds r16, OSC_STATUS
                                  ; This section pulls the oscillator status reg and constantly
   andi r16, CLKEN
cpi r16, CLKEN
                                  ; checks if the 32Mhz CLK is ready yet.
   breq clockSel
                                  ; If it is move on, if not loop continuously.
   rjmp checkReady
clockSel:
                                  ; Write 'IOREG' to the CPU_CCP to allow the CLK Prescaler
   ldi r16, IOREG
   sts CPU_CCP, r16
sts CLK_PSCTRL, clkPrescaler
                                  ; to be written to.
                                  ; Write 'IOREG' to the CPU_CCP to allow the CLK Control
    sts CPU CCP, r16
    ldi r16, CLKSEL
                                  ; to be set to output the 32 MHz.
    sts CLK_CTRL, r16
   pop r17
                                  ; Restore the values of r16 and r17.
    pop r16
    ret
                                  ; return.
.org 0x350
    ; Subroutine Name: INITEBI
; Initialized the EBI
; Inputs: None
 Outputs: None
 Affected: r16, Z
INITEBI:
    push r16
                                  : Preserve r16 and the Z pointer.
   mov r16, ZL
   push r16
   mov r16, ZH
   push r16
    lds r16, CPU_RAMPZ
    push r16
   ldi r16, ALL_IN
sts PORTJ_DIRSET, r16
                                  ; Set port J to input.
   ldi r16, ALL_OUT
sts PORTK_DIRSET, r16
                                  ; Set port K to output.
    ldi r16, EBI_PORTH_OUT
                                  ; Set all port H to output expect for bit 3 which goes unused.
    sts PORTH_DIRSET, r16
    ldi r16, EBIINIT
                                  ; Set the EBI to the 3-port, AEL1 with chip select mode with 8 bit reg sizes.
    sts EBI_CTRL, r16
                                    Clear Z's ramp, and set Z to the address of chip 0's base address.
    ldi ZL, 0x00
    out CPU_RAMPZ, ZL
   ldi ZL, low(EBI_CSO_BASEADDR);
ldi ZH, high(EBI_CSO_BASEADDR);
    ldi r16, byte2(EBIBASEADDR)
                                    Then load the chosen base address into chip 0's base address's location.
    st Z+, r16
    ldi r16, byte3(EBIBASEADDR)
    st Z, r16
    ldi r16, EBISRAMEN
                                    Specify that chip 0 is SRAM with a 32K address space.
    sts EBI_CS0_CTRLA, r16
                                  : Restore r16 and the Z pointer.
    pop r16
   mov ZL, r16
out CPU_RAMPZ, r16
    pop r16
    mov ZH, r16
    pop r16
    mov ZL, r16
    pop r16
                                  ; Return.
    ret
.org 0x450
         -
************SUBROUTINES***************************
; Subroutine Name: SETTIMER
 Initialized TCC2 by setting its period and compare A value.
; Inputs: None
 Outputs: None
 Affected: r16
SETTIMER:
                                  ; Preserve r16.
    push r16
                                  ; Enable the TC and set its period to be 1024 times that of the system CLK.
    ldi r16, TCSEL
    sts TCC2_CTRLA, r16
                                  ; Load the period of the TC into the TC's period regs and load the same
    ldi r16, low(TCPER)
    sts TCC2_LPER, r16
                                  ; value onto the TC's compare A reg.
    sts TCC2_LCMPA, r16
    ldi r16, high(TCPER)
    sts TCC2_HPER, r16
    sts TCC2_HCMPA, r16
                                  ; Restore r16.
   pop r16
ret
                                  : Return.
```

# **H)** Appendix:


# Files:

- lab2.pdf
- lab2a.asm
- lab2b.asm
- lab2c.asm
- lab2d.asm


# Screenshots:

# Parts A:

# 8 MHz clock signal:



# 32 MHz clock signal:



Part B:
Logic Analyzer displaying the low byte of the TC's count.

