
Memory Hierarchy & Caching



CS 351: Systems Programming Melanie Cornelius


Slides and course content obtained with permission from Prof. Michael Lee, <le@iit.edu>



Why skip from process mgmt to memory?!

- recall: kernel facilitates process execution
 - via numerous abstractions
- exceptional control flow & process mgmt abstract functions of the CPU
- next big thing to abstract: memory!






recall the Von Neumann architecture


— a *stored-program computer* with programs and data stored in the same memory





"memory" is an *idealized* storage device that holds our programs (instructions) and data (operands)






colloquially: "RAM", random access memory

~ big array of byte-accessible data






in reality, "memory" is a combination of storage systems with very different access characteristics



common types of "memory": SRAM, DRAM, NVRAM, HDD




SRAM



- Static Random Access Memory
- Built entirely with transistors (MOSFETs)
 - 6+ transistors per bit not very dense, and quite expensive!
- Data stable as long as power applied



DRAM



- Dynamic Random Access Memory
- 1 capacitor + 1 transistor per bit
 - Requires periodic "refresh" @ 64ms
 - Much denser & cheaper than SRAM



NVRAM, e.g., Flash

- Non-Volatile Random Access Memory
 - Data persists without power
- 1+ bits/transistor (low read/write granularity)
- Updates may require block erasure
- Flash has limited writes per block (100K+)



HDD

- Hard Disk Drive
- Spinning magnetic platters with multiple read/write "heads"
 - Data access requires mechanical seek



On Distance


- Speed of light $\approx 1 \times 10^9 \,\text{ft/s} \approx 1 \,\text{ft/ns}$
 - i.e., in 3GHz CPU, 4in / cycle
 - $\max access dist (round trip) = 2 in!$
- Pays to keep things we need often *close* to the CPU!

Relative Speeds

Type	Size	Access latency	Unit
Registers	8 - 32 words	0 - 1 cycles	(ns)
On-board SRAM	32 - 256 KB	1 - 3 cycles	(ns)
Off-board SRAM	256 KB - 16 MB	~10 cycles	(ns)
DRAM	128 MB - 2 TB	~100 cycles	(ns)
SSD	≤ 8 TB	~10,000 cycles	(µs)
HDD	≤ 25 TB	~10,000,000 cycles	(ms)

would like:

- 1. a lot of memory
- 2. fast access to memory
- 3. to not spend \$\$\$ on memory




an exercise in compromise: the memory hierarchy



idea: use the *fast but scarce* kind as much as possible; fall back on the *slow but plentiful* kind when necessary





boundary 1: SRAM ⇔ DRAM



§Caching



cache |kaSH|

verb store away in hiding or for future use.



cache |kaSH|

noun

• (also **cache memory**) Computing an auxiliary memory from which high-speed retrieval is possible.



assuming SRAM cache starts out empty:

- 1. CPU requests data at memory address k
- 2. Fetch data from DRAM (or lower)
- 3. Cache data in SRAM for later use



after SRAM cache has been populated:

- 1. CPU requests data at memory address k
- 2. Check SRAM for *cached* data first; if there ("hit"), return it directly
- 3. If not there ("miss"), fetch from DRAM



essential issues:

- 1. what data to cache
- 2. where to store cached data;
 - i.e., how to map address $k \rightarrow$ cache slot
 - keep in mind SRAM « DRAM

- 1. take advantage of localities of reference
 - a. **temporal** locality
 - b. **spatial** locality


- a. temporal (time-based) locality:
 - if a datum was accessed recently, it's likely to be accessed again soon
 - e.g., accessing a loop counter; calling a function repeatedly


```
main() {
    int n = 10;
    int fact = 1;
    while (n>1) {
        fact = fact * n;
        n = n - 1;
    }
}
```


```
$0x0000000a,0xf8(%rbp); store n
  movl
        $0x0000001,0xf4(%rbp); store fact
  movl
        0x100000efd
  jmp
        0xf4(%rbp),%eax
                             ; load fact
. → movl
        0xf8(%rbp),%ecx
                             ; load n
  movl
        %ecx,%eax
                           ; fact * n
  imull
        %eax,0xf4(%rbp)
                          ; store fact
  movl
        0xf8(%rbp),%eax
                             ; load n
  movl
        $0x01,%eax
  subl
                          ; n - 1
       %eax,0xf8(%rbp)
  movl
                           ; store n
        0xf8(%rbp),%eax
                             ; load n
  movl
        $0x01,%eax
                           ; if n>1
  cmpl
         0x100000ee8
                            ; loop
  jg
```


(memory references in bold)











- may need to
 write data back
 to free up slots
- occurs without knowledge of software!

of Science

```
main() {
    int n = 10;
    int fact = 1;
    while (n>1) {
        fact = fact * n;
        n = n - 1;
    }
}
```

```
$0x0000000a,0xf8(%rbp); store n
  movl
        $0x0000001,0xf4(%rbp); store fact
 movl
        0x100000efd
 jmp
        0xf4(%rbp),%eax  ; load fact
. 🗻 movl
        0xf8(%rbp),%ecx
                             ; load n
  movl
 imull
                          ; fact * n
        %ecx,%eax
        %eax,0xf4(%rbp)
                            ; store fact
 movl
        0xf8(%rbp),%eax
                             ; load n
 movl
        $0x01,%eax
                           ; n - 1
 subl
        %eax,0xf8(%rbp)
                             ; store n
 movl
        0xf8(%rbp),%eax
                             ; load n
  movl
        $0x01,%eax
                           ; if n>1
 cmpl
        0x100000ee8
                           ; loop
```

... but this is really inefficient to begin with



```
;; produced with gcc -O1
main() {
                                                $0x0000001,%esi; n
                                         movl
  int n = 10;
                                                $0x000000a,%eax ; fact
                                         movl
  int fact = 1;
                                     imull <del>ج</del> -،
                                                %eax,%esi; fact *= n
  while (n>1) {
                                                %eax
                                                       ; n -= 1
    fact = fact * n;
                                         decl
                                                $0x01,%eax ; if n≠1
                                         cmpl
    n = n - 1;
                                                0x100000f10
                                                                 ; loop
                                        _ ine
```

compiler optimization: registers as "cache" reduce/eliminate memory references *in code*



using registers is an important technique, but doesn't scale to even moderately large data sets (e.g., arrays)



one option: manage cache mapping directly from code

```
;; fictitious assembly
movl $0x00000001,0x0000(%cache)
movl $0x0000000a,0x00004(%cache)

-→ imull 0x0004(%cache),0x00000(%cache)
decl 0x0004(%cache)
cmpl $0x01,0x00004(%cache)

--- jne 0x100000f10
movl 0x00004(%cache),0xf4(%rbp)
movl 0x00004(%cache),0xf8(%rbp)
```



awful idea!

- code is tied to cache implementation; can't take advantage of hardware upgrades (e.g., larger cache)
- cache must be shared between processes (how to do this efficiently?)



caching is a hardware-level concern—job of the *memory management unit* (MMU)

but it's very useful to know how it works, so we can write *cache-friendly code*!



b. spatial (location-based) locality:


- after accessing data at a given address, data nearby are likely to be accessed
- e.g., sequential control flow; array access (with *stride n*)

$stride\ length = 1\ int\ (4\ bytes)$

```
01000000 02000000 03000000 04000000
  100001060
  100001070
                 05000000 06000000 07000000 08000000
  100001080
                 09000000 0a000000
                        0x00000151(%rip),%rcx
  100000f08
                 leaq
  100000f0f
                 nop
-> 100000f10
                        (%rax,%rcx),%esi
                 addl
  100000f13
                 addq
                        $0x04,%rax
  100000f17
                        $0x28,%rax
                 cmpq
  100000f1b
                        0x100000f10
                jne
```



Modern DRAM is designed to transfer bursts of data (~32-64 bytes) efficiently



idea: transfer array from memory to cache on accessing *first item*, then only access cache!



2. where to store cached data? i.e., how to map address $k \rightarrow$ cache slot


§Cache Organization




index	Cache
0	
1	
2	
3	

address	Memory
0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
































index	Cache
00	
01	
10	
11	


each address is mapped to a single, unique line in the cache

address	Memory
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	
1110	
1111	











e.g., repeated request for address 1001


→ cache "hit"













index	Cache
00	
01	X
10	
11	

reverse mapping: where did x come from? (and is it valid data or garbage?)

address	Memory
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	
1110	
1111	




Cache

index	valid	tag	data
00			
01			X
10			
11			


must add some fields

- *tag* field: top part of mapped address
- valid bit: is it valid?





Cache



i.e., x "belongs to" address 1001

address	Memory
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	
1110	
1111	



Cache

index	valid	tag	data
00	1	01	W
01	1	11	X
10	1	00	У
11	0	01	Z

assuming memory & cache are in sync, "fill in" memory

address	Memory
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	
1110	
1111	



Cache

index	valid	tag	data
00	1	01	W
01	1	11	X
10	1	00	У
11	0	01	Z

assuming memory & cache are in sync, "fill in" memory

address	Memory
0000	
0001	
0010	У
0011	
0100	W
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	X
1110	
1111	



Cache

index	valid	tag	data
00	1	01	W
01	1	11	X
10	1	00	У
11	0	01	Z

what if new request arrives for 1011?

address	Memory
0000	
0001	
0010	У
0011	
0100	W
0101	
0110	
0111	
1000	
1001	
1010	
1011	a
1100	
1101	X
1110	
1111	




Cache

index	valid	tag	data
00	1	01	W
01	1	11	X
10	1	00	У
11	1	10	a

what if new request arrives for 1011?

- cache "miss": fetch a





Cache

index	valid	tag	data
00	1	01	W
01	1	11	X
10	1	00	У
11	1	10	a

what if new request arrives for 0010?

address	Memory
0000	
0001	
0010	У
0011	
0100	W
0101	
0110	
0111	
1000	
1001	
1010	
1011	a
1100	
1101	X
1110	
1111	



Cache

index	valid	tag	data
00	1	01	W
01	1	11	X
10	1	00	У
11	1	10	a

what if new request arrives for 0010?

- cache "hit"; just return y

address	Memory
0000	
0001	
0010	У
0011	
0100	W
0101	
0110	
0111	
1000	
1001	
1010	
1011	a
1100	
1101	X
1110	
1111	



Cache

index	valid	tag	data
00	1	01	W
01	1	11	X
10	1	00	У
11	1	10	a

what if new request arrives for 1000?

address	Memory
0000	
0001	
0010	У
0011	
0100	W
0101	
0110	
0111	
1000	b
1001	
1010	
1011	a
1100	
1101	X
1110	
1111	




Cache

index	valid	tag	data
00	1	10	b
01	1	11	X
10	1	00	У
11	1	10	a

what if new request arrives for 1000?

- *evict* old mapping to make room for new





- implicit *replacement policy* always keep most recently accessed data for a given cache line
- motivated by temporal locality



Problem: our cache (so far) implicitly deals with *single bytes* of data at a time




Solution: adjust minimum granularity of memory \Leftrightarrow cache mapping


Use a "cache block" of 2^b bytes

† memory remains byte-addressable!













e.g., cache with 210 lines of 4-byte blocks





To maximize cache utilization, multi-byte data may be *aligned* to start at addresses that are multiples of the block size.

Otherwise, data may unnecessarily straddle multiple blocks!





In practice, data are typically aligned to start at multiples of the datum size — "natural alignment"

E.g., 4-byte words start at addresses 0, 4, 8, 12, ...



IIT College of Science

```
struct foo {
   char c;
   int i;
   char buf[10];
   long l;
};

struct foo f = { 'a', 0xDEADBEEF, "abcdefghi", 0x123456789DEFACED };

main() {
   printf("%d %d %d\n", sizeof(int), sizeof(long), sizeof(struct foo));
}
```

```
$ ./a.out
4 8 32

$ objdump -s -j .data a.out
a.out: file format elf64-x86-64
Contents of section .data:
61000000 efbeadde 61626364 65666768 a......abcdefgh
69000000 00000000 edacef9d 78563412 i......xV4.
```

(i.e., C auto-aligns structure components)

```
int strlen(char *buf) {
  int result = 0;
  while (*buf++)
    result++;
  return result;
}
```

```
strlen:
                ; buf in %rdi
          %rbp
   pushq
          %rsp,%rbp
   movq
         0x0,\%eax; result = 0
   cmpb $0x0,(%rdi); if *buf == 0
       0x10000500 ; return 0
   add $0x1,\%rdi ; buf += 1
--> add $0x1,%eax ; result += 1
   movzbl (%rdi),%edx ; %edx = *buf
       0x1,\%rdi; buf += 1
   test %dl,%dl ; if %edx[0]≠0
       0x1000004f2; loop
   ine
--≽ popq
           %rbp
   ret
```

Given: direct-mapped cache with 4-byte blocks. Determine the average hit rate of strlen (i.e., the fraction of cache hits to total requests)



```
int strlen(char *buf) {
  int result = 0;
  while (*buf++)
    result++;
  return result;
}
```

```
strlen:
                ; buf in %rdi
   pushq %rbp
           %rsp,%rbp
   movq
         0x0,\%eax; result = 0
    mov
   cmpb $0x0,(%rdi); if *buf == 0
       0x10000500 ; return 0
   add 0x1,\%rdi ; buf += 1
--> add $0x1,%eax ; result += 1
   movzbl (%rdi),%edx; %edx = *buf
   add 0x1,\%rdi ; buf += 1
   test %dl,%dl ; if %edx[0]≠0
       0x1000004f2; loop
   ine
           %rbp
---> popq
   ret
```

Assumptions:

- ignore code caching (in separate cache)
- buf contents are not initially cached



```
; buf in %rdi
                                                strlen:
                                                       %rbp
                                                pushq
                                                       %rsp,%rbp
                                                movq
                                                      0x0,\%eax; result = 0
                                                mov
                                                cmpb $0x0,(%rdi); if *buf == 0
int strlen(char *buf) {
  int result = 0;
                                                    0x10000500 ; return 0
  while (*buf++)
                                                     0x1,\%rdi; buf += 1
                                                add
                                             --> add $0x1,%eax ; result += 1
    result++;
                                                movzbl (%rdi),%edx; %edx = *buf
  return result;
                                                     0x1, \text{ buf } += 1
                                                add
                                                              ; if %edx[0]≠0
                                                test %dl,%dl
                                                     0x1000004f2; loop
                                                ine
                                                       %rbp
                                            --> popq
                                                ret
  strlen(
  strlen(
                     a
  strlen(
                                             /0
                                    d
                     a
                          b
                               C
                                         е
  strlen(
                      a
                          b
                               C
                                    d
                                                        h
                                                   g
                                         е
```



```
; buf in %rdi
                                                strlen:
                                                       %rbp
                                                pushq
                                                       %rsp,%rbp
                                                movq
                                                      0x0,\%eax; result = 0
                                                mov
                                                cmpb $0x0,(%rdi); if *buf == 0
int strlen(char *buf) {
  int result = 0;
                                                    0x10000500 ; return 0
  while (*buf++)
                                                     0x1,\%rdi; buf += 1
                                                add
                                             --> add $0x1,%eax ; result += 1
    result++;
                                                movzbl (%rdi),%edx; %edx = *buf
  return result;
                                                     0x1, \text{ buf } += 1
                                                add
                                                              ; if %edx[0]≠0
                                                test %dl,%dl
                                                     0x1000004f2; loop
                                                ine
                                                        %rbp
                                            ---> popq
                                                ret
  strlen(
  strlen(
                     a
  strlen(
                                             /0
                                    d
                     a
                           b
                               C
                                         е
  strlen(
                      a
                           b
                               C
                                    d
                                                        h
                                                   g
                                         е
```



```
strlen:
                                                           ; buf in %rdi
                                                      %rbp
                                              pushq
                                                      %rsp,%rbp
                                              movq
                                                    0x0,\%eax; result = 0
                                              mov
                                              cmpb $0x0,(%rdi); if *buf == 0
int strlen(char *buf) {
  int result = 0;
                                                  0x10000500 ; return 0
  while (*buf++)
                                                   0x1,\%rdi; buf += 1
                                              add
                                           --> add $0x1,%eax ; result += 1
    result++;
                                              movzbl (%rdi),%edx; %edx = *buf
  return result;
                                              add
                                                    0x1, \text{ buf } += 1
                                              test %dl,%dl
                                                           ; if %edx[0]≠0
                                                   0x1000004f2; loop
                                              ine
                                                      %rbp
                                           --> popq
                                              ret
  strlen(
                                or, if unlucky: a vo
  strlen(
  strlen(
                                   d
                     a
                          b
                              C
                                        е
  strlen(
                          b
                                   d
                                                      h
                     a
                              C
                                        е
                                                 g
```



```
strlen:
                                                     ; buf in %rdi
                                                 %rbp
                                          pushq
                                                 %rsp,%rbp
                                          movq
                                               0x0,\%eax; result = 0
                                          mov
int strlen(char *buf) {
                                          cmpb $0x0,(%rdi); if *buf == 0
                                              0x10000500 ; return 0
  int result = 0;
  while (*buf++)
                                          add $0x1,\%rdi ; buf += 1
                                       --> add $0x1,%eax ; result += 1
   result++;
                                          movzbl (%rdi),%edx ; %edx = *buf
  return result;
                                               0x1, \text{ buf } += 1
                                          test %dl,%dl ; if %edx[0]≠0
                                              0x1000004f2; loop
                                          ine
                                                 %rbp
                                       --> popq
                                          ret
  strlen(
                  a vo) or, if unlucky: a vo
  strlen(
        simplifying assumption: first byte of
  buf is aligned
```



```
; buf in %rdi
                                                strlen:
                                                       %rbp
                                                pushq
                                                       %rsp,%rbp
                                                movq
                                                      0x0,\%eax; result = 0
                                                mov
int strlen(char *buf) {
                                                cmpb $0x0,(%rdi); if *buf == 0
  int result = 0;
                                                    0x10000500 ; return 0
  while (*buf++)
                                                     0x1,\%rdi; buf += 1
                                                add
                                             --> add $0x1,%eax ; result += 1
    result++;
                                                movzbl (%rdi),%edx; %edx = *buf
  return result;
                                                     0x1, \text{ buf } += 1
                                                add
                                                              ; if %edx[0]≠0
                                                test %dl,%dl
                                                     0x1000004f2; loop
                                                ine
                                                        %rbp
                                            ---> popq
                                                ret
  strlen(
  strlen(
                     a
  strlen(
                                             /0
                                    d
                     a
                           b
                               C
                                         е
  strlen(
                      a
                           b
                               C
                                    d
                                                        h
                                                   g
                                         е
```



```
; buf in %rdi
                                                strlen:
                                                        %rbp
                                                pushq
                                                        %rsp,%rbp
                                                movq
                                                      0x0,\%eax; result = 0
                                                mov
int strlen(char *buf) {
                                                cmpb $0x0,(%rdi); if *buf == 0
  int result = 0;
                                                    0x10000500 ; return 0
  while (*buf++)
                                                     0x1,\%rdi ; buf += 1
                                                add
                                             --> add $0x1,%eax ; result += 1
    result++;
                                                movzbl (%rdi),%edx; %edx = *buf
  return result;
                                                      0x1, \text{ buf } += 1
                                                add
                                                              ; if %edx[0]≠0
                                                test %dl,%dl
                                                     0x1000004f2; loop
                                                ine
                                                        %rbp
                                             --> popq
                                                ret
  strlen(
  strlen(
                      a
  strlen(
                      a
                           b
                                C
                                         е
  strlen(
                      a
                           b
                                C
                                    d
                                                        h
                                                   g
                                         е
```



```
; buf in %rdi
                                                strlen:
                                                        %rbp
                                                pushq
                                                        %rsp,%rbp
                                                movq
                                                      0x0,\%eax; result = 0
                                                mov
int strlen(char *buf) {
                                                cmpb $0x0,(%rdi); if *buf == 0
  int result = 0;
                                                     0x10000500 ; return 0
  while (*buf++)
                                                      0x1,\%rdi ; buf += 1
                                                add
                                             --> add $0x1,%eax ; result += 1
    result++;
                                                movzbl (%rdi),%edx; %edx = *buf
  return result;
                                                      0x1, \text{ buf } += 1
                                                add
                                                              ; if %edx[0]≠0
                                                test %dl,%dl
                                                     0x1000004f2; loop
                                                ine
                                                        %rbp
                                             --> popq
                                                ret
  strlen(
  strlen(
                      a
  strlen(
                      a
                           b
                                C
                                         е
  strlen(
                           b
                                     d
                                                        h
                      a
                                C
                                         е
```



```
int strlen(char *buf) {
  int result = 0;
  while (*buf++)
    result++;
  return result;
}
```

```
strlen:
                ; buf in %rdi
           %rbp
    pushq
           %rsp,%rbp
    movq
         0x0,\%eax; result = 0
    mov
    cmpb $0x0,(%rdi); if *buf == 0
        0x10000500 ; return 0
    add 0x1,\%rdi ; buf += 1
--> add $0x1,%eax ; result += 1
    movzbl (%rdi),%edx; %edx = *buf
    add 0x1,\%rdi ; buf += 1
    test %dl,%dl ; if %edx[0]≠0
        0x1000004f2; loop
   ine
---> popq
           %rbp
    ret
```

strlen(a b c d e f g h i j k I ...)

In the long run, hit rate = $\frac{3}{4}$ = 75%



```
int sum(int *arr, int n) {
    int i, r = 0;
    for (i=0; i<n; i++)
        r += arr[i];
    return r;
}</pre>
```

```
; arr,n in %rdi,%rsi
  sum:
          %rbp
  pushq
          %rsp,%rbp
  movq
        $0x0,%eax
                     : r = 0
  test %esi,%esi
                     ; if n == 0
      0x10000527
                      ; return 0
  sub $0x1,%esi
                      ; n -= 1
      0x4(,\%rsi,4),\%rcx ; \%rcx = 4*n+4
       $0x0,%edx
                      ; %rdx = 0
  mov
       (%rdi,%rdx,1),%eax ; r += arr[%rdx]
.≽ add
       0x4, rdx; %rdx += 4
  add
       %rcx, %rdx; if %rcx == %rdx
  cmp
                      ; return r
      0x1000051b
          %rbp
-> popq
  ret
```

Again: direct-mapped cache with 4-byte blocks. Average hit rate of sum? (arr not cached)



```
int sum(int *arr, int n) {
   int i, r = 0;
   for (i=0; i<n; i++)
      r += arr[i];
   return r;
}</pre>
```

```
; arr,n in %rdi,%rsi
  sum:
  pushq
          %rbp
          %rsp,%rbp
  movq
        $0x0,%eax
                     ; r = 0
  mov
                      ; if n == 0
  test %esi,%esi
      0x10000527
                      ; return 0
 jle
  sub
      $0x1,%esi
                      ; n -= 1
       0x4(,\%rsi,4),\%rcx ; \%rcx = 4*n+4
        $0x0,%edx
                       ; %rdx = 0
  mov
        (%rdi,%rdx,1),%eax ; r += arr[%rdx]
.≽ add
        $0x4,%rdx
                    ; %rdx += 4
  add
                       ; if %rcx == %rdx
        %rcx,%rdx
  cmp
       0x1000051b
                       ; return r
 ine
-> popq
          %rbp
  ret
```

```
sum( 01 00 00 00 02 00 00 00 03 00 00 00, 3)
```



```
int sum(int *arr, int n) {
   int i, r = 0;
   for (i=0; i<n; i++)
      r += arr[i];
   return r;
}</pre>
```


```
; arr,n in %rdi,%rsi
  sum:
  pushq
          %rbp
          %rsp,%rbp
  movq
        $0x0,%eax
                        ; r = 0
  mov
  test %esi,%esi
                      ; if n == 0
      0x10000527
                       ; return 0
 ile
  sub
      $0x1,%esi
                       ; n -= 1
       0x4(,\%rsi,4),\%rcx ; \%rcx = 4*n+4
        $0x0,%edx
                        : %rdx = 0
  mov
        (%rdi,%rdx,1),%eax ; r += arr[%rdx]
.≽ add
                        ; %rdx += 4
        $0x4,%rdx
  add
                        ; if %rcx == %rdx
        %rcx,%rdx
  cmp
       0x1000051b
                        ; return r
 ine
-> popq
          %rbp
 ret
```



use *multi-word* blocks to help with larger array strides (e.g., for word-sized data)




e.g., cache with 2^8 lines of 2×4 byte blocks



problem: when a *cache collision* occurs, we must evict the old (direct) mapping


— no way to use a different cache slot












e.g., request for memory address 1001



Memory

address



Memory address 0000 2) associative mapping 0001 0010 Cache 0011 index valid data 0100 tag X 00 1001 0101 01 0110 10 0111 11 1000 X 1001 use the full address 1010 as the "tag" 1011 1100 - effectively a hardware 1101 1110 lookup table 1111



2) associative mapping

Cache


index	valid	tag	data
00	1	1001	X
01	1	1100	У
10	1	0001	W
11	1	0101	Z

can accommodaterequests = # lineswithout conflict

address	Memory
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	
1000	
1001	X
1010	
1011	
1100	У
1101	
1110	
1111	








comparisons done in parallel (h/w): fast!







- resulting ambiguity: what to do with a new request? (e.g., **0111**)

address	TVICITIOT y
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	a
1000	
1001	X
1010	
1011	
1100	У
1101	
1110	
1111	
·	

Memory



associative caches require a replacement policy to decide which slot to evict, e.g.,

- FIFO (oldest is evicted)
- least frequently used (LFU)
- least recently used (LRU)

Cache

index	valid	tag	data
00			
01			
10			
11			

- requests: 0101, 1001 1100, 0001 1010, 1001 0111,0001

address	Memory
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	a
1000	
1001	X
1010	b
1011	
1100	У
1101	
1110	
1111	



Cache

index	valid	tag	data	last used
00	1	0101	Z	0
01	1	1001	X	1
10	1	1100	У	2
11	1	0001	W	3

- requests: 0101, 1001 1100, 0001 1010, 1001 0111,1001

address	Memory
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	a
1000	
1001	X
1010	b
1011	
1100	У
1101	
1110	
1111	



Cache

index	valid	tag	data	last used
00	1	1010	b	4
01	1	1001	X	1
10	1	1100	У	2
11	1	0001	W	3

- requests: 0101, 1001 1100, 0001 1010, 1001 0111,1001

address	Memory
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	a
1000	
1001	X
1010	b
1011	
1100	У
1101	
1110	
1111	



Cache

index	valid	tag	data	last used
00	1	1010	b	4
01	1	1001	X	5
10	1	1100	У	2
11	1	0001	W	3

- requests: 0101, 1001 1100, 0001 1010, 1001 0111,1001

address	Memory
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	a
1000	
1001	X
1010	b
1011	
1100	У
1101	
1110	
1111	



Cache

index	valid	tag	data	last used
00	1	1010	b	4
01	1	1001	X	5
10	1	0111	a	6
11	1	0001	W	3

- requests: 0101, 1001 1100, 0001 1010, 1001 0111,1001

address	Memory
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	a
1000	
1001	X
1010	b
1011	
1100	У
1101	
1110	
1111	



Cache

index	valid	tag	data	last used
00	1	1010	b	4
01	1	1001	X	7
10	1	0111	a	6
11	1	0001	W	3

- requests: 0101, 1001 1100, 0001 1010, 1001 0111,1001

address	Memory
0000	
0001	W
0010	
0011	
0100	
0101	Z
0110	
0111	a
1000	
1001	X
1010	b
1011	
1100	У
1101	
1110	
1111	




in practice, LRU is too complex (slow/expensive) to implement in hardware


use pseudo-LRU instead — e.g., track just MRU item, evict any other




even with optimization, a *fully associative* cache with more than a few lines is prohibitively complex / expensive













Cache size: $C = B \times E \times S$ data bytes











nomenclature:

- n-way set associative cache = n lines per set (each line containing 1 block)
- direct mapped cache: 1-way set associative
- fully associative cache: n = total # lines

So far, only considered read requests;

What happens on a write request?

- write-hit: address has been cached
- write-miss: address has not been cached
 - in either case, no data needs to be fetched from memory *new* data is provided by CPU



write hit	write-through	update memory & cache
	write-back	update cache only (requires "dirty bit")
write miss	write-around	update memory only
	write-allocate	allocate space in cache for data, then write-hit



logical pairing:

- 1. write-through + write-around
- 2. write-back + write-allocate

With write-back policy, eviction (on future read/write) may require data-to-be-evicted to be written back to memory first.



```
main() {
    int n = 10;
    int fact = 1;
    while (n>1) {
        fact = fact * n;
        n = n - 1;
    }
}
```

```
$0x0000000a,0xf8(%rbp); store n
  movl
         $0x0000001,0xf4(%rbp); store fact
  movl
         0x100000efd
  jmp
         0xf4(%rbp),%eax
                          ; load fact
- → movl
         0xf8(%rbp),%ecx
                             ; load n
  movl
         %ecx,%eax
                          ; fact * n
  imull
         %eax,0xf4(%rbp)
                             ; store fact
  movl
                             ; load n
         0xf8(%rbp),%eax
  movl
  subl
         $0x01,%eax
                           ; n - 1
         %eax,0xf8(%rbp)
  movl
                             ; store n
         0xf8(%rbp),%eax
                             ; load n
  movl
         $0x01,%eax
                           ; if n>1
  cmpl
         0x100000ee8
                            ; loop
```

Given: 2-way set assoc cache, 4-byte blocks. # DRAM accesses with policies (1) vs. (2)?



(1) write-through + write-around

```
$0x0000000a,0xf8(%rbp)
  movl
                                      ; write (around) to memory
         $0x0000001,0xf4(%rbp)
  movl
                                      ; write (around) to memory
         0x100000efd
  imp
         0xf4(%rbp),%eax
-> movl
                                      ; read from memory → cache / cache
         0xf8(%rbp),%ecx
  movl
                                      ; read from memory → cache / cache
         %ecx,%eax
  imull
         %eax,0xf4(%rbp)
  movl
                                      ; write through (cache & memory)
         0xf8(%rbp),%eax
  movl
                                      ; read from cache
         $0x01,%eax
  subl
         %eax,0xf8(%rbp)
  movl
                                      ; write through (cache & memory)
         0xf8(%rbp),%eax
  movl
                                      ; read from cache
         $0x01,%eax
  cmpl
         0x100000ee8
```



(1) write-back + write-allocate

```
$0x0000000a,0xf8(%rbp)
  movl
                                      ; allocate cache line
         $0x0000001,0xf4(%rbp)
  movl
                                      ; allocate cache line
         0x100000efd
  jmp
         0xf4(%rbp),%eax
-> movl
                                      ; read from cache
         0xf8(%rbp),%ecx
  movl
                                      ; read from cache
         %ecx,%eax
  imull
         %eax,0xf4(%rbp)
  movl
                                      ; update cache
         0xf8(%rbp),%eax
  movl
                                      ; read from cache
         $0x01,%eax
  subl
         %eax,0xf8(%rbp)
  movl
                                      ; update cache
         0xf8(%rbp),%eax
  movl
                                      ; read from cache
         $0x01,%eax
  cmpl
         0x100000ee8
```

0 memory accesses! (but flush later)



i.e., write-back & write-allocate allow the cache to *absorb* multiple writes to memory



why would you ever want write-through / write-around?

- to minimize cache complexity
- if miss penalty is not significant



cache metrics:

- *hit time*: time to detect hit and return requested data
- *miss penalty*: time to detect miss, retrieve data, update cache, and return data

cache metrics:


- *hit time* mostly depends on cache complexity (e.g., size & associativity)
- *miss penalty* mostly depends on latency of lower level in memory hierarchy

catch:

- best hit time favors simple design (e.g., small, low associativity)
- but simple caches = high miss rate; unacceptable if miss penalty is high!


solution: use *multiple levels* of caching closer to CPU: focus on optimizing hit time, possibly at expense of hit rate closer to DRAM: focus on optimizing hit rate, possibly at expense of hit time





multi-level cache





multi-level cache



... but what does any of this have to do with systems programming?!?



§Cache-Friendly Code



In general, cache friendly code:

- exhibits high locality (temporal & spatial)
- maximizes cache utilization
- keeps working set size small
- avoids random memory access patterns




case study in software/cache interaction: matrix multiplication



$$\begin{pmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{pmatrix} \begin{pmatrix} b_{11} & b_{12} & b_{13} \\ b_{21} & b_{22} & b_{23} \\ b_{31} & b_{32} & b_{33} \end{pmatrix} = \begin{pmatrix} c_{11} & c_{12} & c_{13} \\ c_{21} & c_{22} & c_{23} \\ c_{31} & c_{32} & c_{33} \end{pmatrix}$$


$$c_{ij} = (a_{i1} \ a_{i2} \ a_{i3}) \cdot (b_{1j} \ b_{2j} \ b_{3j})$$
$$= a_{i1}b_{1j} + a_{i2}b_{2j} + a_{i3}b_{3j}$$





canonical implementation:








```
void kji(array A, array B, array C, int n) {
   int i, j, k;
   double r;

for (k = 0; k < n; k++) {
    for (j = 0; j < n; j++) {
        r = B[k][j];
        for (i = 0; i < n; i++)
            C[i][j] += A[i][k]*r;
        }
   }
}</pre>
```





```
void kij(array A, array B, array C, int n) {
   int i, j, k;
   double r;

for (k = 0; k < n; k++) {
    for (i = 0; i < n; i++) {
        r = A[i][k];
        for (j = 0; j < n; j++)
            C[i][j] += r*B[k][j];
        }
   }
}</pre>
```







remaining problem: working set size grows beyond capacity of cache

- e.g., a row of the matrix no longer fits in the cache

smaller strides can help, to an extent (by leveraging spatial locality)



idea for optimization: deal with matrices in smaller chunks at a time that will fit in the cache — "blocking"




```
/* "blocked" matrix multiplication, assuming n is evenly
* divisible by bsize */
void bijk(array A, array B, array C, int n, int bsize) {
  int i, j, k, kk, jj;
  double sum;
  for (kk = 0; kk < n; kk += bsize) {
     for (jj = 0; jj < n; jj += bsize) {
        for (i = 0; i < n; i++) {
           for (j = jj; j < jj + bsize; j++) {
              sum = C[i][j];
              for (k = kk; k < kk + bsize; k++) {
                sum += A[i][k]*B[k][j];
              C[i][j] = sum;
```





```
/* "blocked" matrix multiplication, assuming n is evenly * divisible by bsize */
```

```
void bijk(array A, array B, array C, int n, int bsize) {
  int i, j, k, kk, jj;
  double sum;
```

```
for (kk = 0; kk < n; kk += bsize) {
  for (jj = 0; jj < n; jj += bsize) {
    for (i = 0; i < n; i++) {
      for (j = jj; j < jj + bsize; j++) {
         sum = C[i][j];
      for (k = kk; k < kk + bsize; k++) {
         sum += A[i][k]*B[k][j];
      }
      C[i][j] = sum;</pre>
```








Use 1 x bsize row sliver bsize times

Use *bsize x bsize* block *n* times in succession

Update successive elements of 1 x bsize row sliver







```
/* Quite a bit uglier without making previous assumption! */
void bijk(array A, array B, array C, int n, int bsize) {
  int i, j, k, kk, jj;
  double sum;
  int en = bsize * (n/bsize); /* Amount that fits evenly into blocks */
  for (i = 0; i < n; i++)
     for (j = 0; j < n; j++)
        C[i][j] = 0.0;
  for (kk = 0; kk < en; kk += bsize) {
     for (jj = 0; jj < en; jj += bsize) {
        for (i = 0; i < n; i++) {
           for (j = jj; j < jj + bsize; j++) {
             sum = C[i][i];
             for (k = kk; k < kk + bsize; k++) {
                sum += A[i][k]*B[k][j];
              C[i][j] = sum;
     /* Now finish off rest of j values */
     for (i = 0; i < n; i++) {
        for (j = en; j < n; j++) {
           sum = C[i][j];
           for (k = kk; k < kk + bsize; k++) {
              sum += A[i][k]*B[k][j];
           C[i][j] = sum;
     }
```



```
/* Now finish remaining k values */
   for (jj = 0; jj < en; jj += bsize) {
     for (i = 0; i < n; i++) {
        for (j = jj; j < jj + bsize; j++) {
           sum = C[i][j];
           for (k = en; k < n; k++) {
              sum += A[i][k]*B[k][j];
           C[i][j] = sum;
   /* Now finish off rest of j values */
   for (i = 0; i < n; i++) {
     for (j = en; j < n; j++) {
        sum = C[i][i];
        for (k = en; k < n; k++) {
           sum += A[i][k]*B[k][j];
        C[i][j] = sum;
} /* end of bijk */
```

See CS:APP MEM:BLOCKING "Web Aside" for more details

