
# Homework 4

## Mitchel Fields

March 3, 2016

## Problem 1



## Problem 2

```
# Mitchel Fields
# Mux simulator for f(A,B,C,D) and g(A,B,C,D)

def NOT(a):
    return 1 - a


def mux(10, 11, 12, 13, C1, C0):
    if (C1 & C0) == 1:
        return 10
    elif (NOT(C1) & C0) == 1:
```

main()


Α	В	C	D	Ţ	f	g
				+-		
Ø	Ø	0	0		1	Ø
Ø	Ø	Ø	1	1	Ø	1
Ø	Ø	1	0		1	Ø
Ø	0	1	1		Ø	1
Ø	1	0	Ø	İ	Ø	1
Ø	1	Ø	1	Ĺ	1	1
Ø	1	1	0	Ĺ	0	1
Ø	1	1	1	Ĺ	1	1
1	0	0	0	Ĺ	1	1
1	Ø	Ø	1	Ĺ	0	1
1	0	1	0	Ĺ	1	1
1	0	1	1	Ĺ	0	1
1	1	0	0	Ĺ	Ø	1
1	1	0	1	İ	1	Ø
1	1	1	0	Ĺ	Ø	1
1	1	1	1	Ĺ	1	Ø


#### Problem 3

The circuit is not a latch. When initialized, the circuit will default to the following state:




And cannot be changed:





#### Problem 4

A latch can be created with the first gate the following way (the square gates represent the AND with an inverted input):



The XOR with an inverted input cannot be made into a latch. It can only implement an inverter and, through that, an XOR and XNOR. These gates cannot be arranged to be equivalent to a NOR or a NAND gate. They cannot be made to pass in 3 states and block in 1 and, thus, cannot form a latch.