

```
1: // See CXORGate.h
2: //
3: //--Includes-----
4: #include "CXORGate.h"
5:
6: //--CXORGate Implementation-----
7: CXORGate::CXORGate() : CLogic()
8: {
9:     mInputs = std::vector<eLogicLevel>(nInputs, LOGIC_UNDEFINED);
10:    mOutputs = std::vector<eLogicLevel>(nOutputs, LOGIC_UNDEFINED);
11:    mpOutputConnections = std::vector<CWire*>(nOutputs, NULL);
12:    ComputeOutput();
13: }
14:
15: void CXORGate::ComputeOutput()
16: {
17:     // XOR logic
18:     if (mInputs[0] == LOGIC_UNDEFINED || mInputs[1] == LOGIC_UNDEFINED)
19:     {
20:         mOutputs[0] = LOGIC_UNDEFINED;
21:     }
22:     else if ((mInputs[0] == LOGIC_HIGH || mInputs[1] == LOGIC_HIGH) && mInputs[0] != mInputs[1])
23:     {
24:         mOutputs[0] = LOGIC_HIGH;
25:     }
26:     else
27:     {
28:         mOutputs[0] = LOGIC_LOW;
29:     }
30:     // Drive output
31:     if (mpOutputConnections[0] != NULL) mpOutputConnections[0]->DriveLevel(mOutputs[0]);
32: }
```

```

1: #ifndef _CCIRCUIT_H
2: #define _CCIRCUIT_H
3:
4: -----Includes-----
5: #include "CLogic.h"
6:
7: #include <vector>
8: #include <unordered_map>
9: #include <tuple>
10: #include <string>
11:
12: -----CCircuit Declaration-----
13: // Subclass of CLogic, providing functionality to build combinatorial circuits using CCircuit or CGate objects.
14: class CCircuit: public CLogic
15: {
16: public:
17:     /**
18:         * Constructor
19:         */
20:     CCircuit();
21:
22:     /**
23:         * Destuctor
24:         */
25:     ~CCircuit();
26:
27:     /**
28:         * Connect wire to input of logic element
29:         *
30:         * @param wire wire to connect from
31:         * @param logic gate to connect to
32:         * @param input input of gate to connect to
33:         */
34:     void ConnectWireToLogic(std::string wire, std::string logic, int input);
35:
36:     /**
37:         * Connect output of logic element to wire
38:         *
39:         * @param logic logic element to connect from
40:         * @param output output of logic element to connect from
41:         * @param wire wire to connect to
42:         */
43:     void ConnectLogicToWire(std::string logic, int output, std::string wire);
44:
45:     /**
46:         * Add logic element to this CLogic instance
47:         *
48:         * @param logic name of logic element
49:         * @param clogic pointer to logic element
50:         */
51:     void AddLogic(std::string logic, CLogic* clogic);
52:
53:     /**
54:         * Add wire to this CLogic instance
55:         *
56:         * @param wire name of wire
57:         */
58:     void AddWire(std::string wire);
59:
60:     /**
61:         * Connect the circuit input to wire
62:         *
63:         * @param wire name of wire
64:         * @param circuitInput which input number to bind from
65:         */
66:     void MapInput(std::string wire, int circuitInput = -1);
67:
68:     /**
69:         * Connect the output of logic element to circuit output
70:         *
71:         * @param logic name of logic element
72:         * @param output output of logic element to connect from
73:         * @param circuitOutput which output number to bind to
74:         */
75:     void MapOutput(std::string logic, int logicOutput, int circuitOutput = -1);
76:
77: private:
78:     /**
79:         * Compute the output levels of this Clogic object
80:         */
81:     void ComputeOutput();
82:

```

```
83:     std::unordered_map<std::string, CLogic*> mLogics;           // gate pointers
84:     std::unordered_map<std::string, CWire*> mWires;             // wire pointers
85:
86:     std::vector<std::tuple<int, std::string>> inputMap;          // input mapping
87:     std::vector<std::tuple<std::string, int, int>> outputMap;    // output mapping
88: };
89:
90: #endif
```

```
1: // See TestDriver.h
2: //
3: //--Includes-----
4: #include "TestDriver.h"
5: #include "CANDGate.h"
6: #include "CORGate.h"
7: #include "CXORGate.h"
8: #include "CNOTGate.h"
9: #include "CCircuit.h"
10:
11: #include <utility>
12: #include <vector>
13: #include <iostream>
14: #include <string>
15: #include <bitset>
16: #include <cmath>
17:
18: //--TestDriver Implementation-----
19: std::pair<std::string, CLogic*> TestDriver::NewCircuit () {
20:
21:     std::string CircuitName = "Unknown circuit";
22:     CCircuit* Circuit = new CCircuit();
23:
24:     while(true)
25:     {
26:         std::string Request;
27:         std::cin >> Request; // get the next word from the input stream
28:         std::cout << "Processing input token: " << Request << std::endl;
29:
30:         if( Request[0] == '#' )
31:         {
32:             // a comment line
33:             // get the rest of the line and ignore it
34:             std::string DummyVar;
35:             getline( std::cin, DummyVar );
36:         }
37:         else if( Request.compare( "component" ) == 0 )
38:         {
39:             std::string GateType;
40:             std::string GateName;
41:             std::cin >> GateType;
42:             std::cin >> GateName;
43:             std::cout << "Adding gate of type " << GateType << " named " << GateName << std::endl;
44:             // Allocate new gate of specified type
45:             CLogic* Gate;
46:             if (GateType.compare( "or" ) == 0)
47:             {
48:                 Gate = new CORGate();
49:             }
50:             else if (GateType.compare( "and" ) == 0)
51:             {
52:                 Gate = new CANDGate();
53:             }
54:             else if (GateType.compare( "xor" ) == 0)
55:             {
56:                 Gate = new CXORGate();
57:             }
58:             else if (GateType.compare( "not" ) == 0)
59:             {
60:                 Gate = new CNOTGate();
61:             }
62:             else
63:             {
64:                 std::cout << "Unrecognised gate " << GateType << std::endl;
65:                 std::cout << "Continuing to next line" << std::endl;
66:                 // get the rest of the line and ignore it
67:                 std::string DummyVar;
68:                 getline( std::cin, DummyVar );
69:                 continue;
70:             }
71:             // Add new gate to circuit
72:             Circuit->AddLogic(GateName, Gate);
73:         }
74:
75:         else if( Request.compare( "wire" ) == 0 )
76:         {
77:             std::string GateName;
78:             std::string Input;
79:             std::string WireName;
80:
81:             std::cin >> WireName;
82:             std::cin >> Input;
83:             std::cin >> GateName;
```

```
84:
85:     // Add new wire to circuit, and connect it
86:     Circuit->AddWire(WireName);
87:     Circuit->ConnectWireToLogic(WireName, GateName, stoi(Input));
88: }
89:
90: else if( Request.compare( "connect" ) == 0 )
91: {
92:     std::string GateName;
93:     std::string Output;
94:     std::string WireName;
95:
96:     std::cin >> GateName;
97:     std::cin >> Output;
98:     std::cin >> WireName;
99:
100:    // Connect specified output of named gate to named wire
101:    Circuit->ConnectLogicToWire(GateName, stoi(Output), WireName);
102: }
103:
104: else if( Request.compare( "testerOutput" ) == 0 )
105: {
106:     std::string GateName;
107:     std::string Output;
108:
109:     std::cin >> GateName;
110:     std::cin >> Output;
111:
112:    // Set specified output of named gate as output
113:    Circuit->MapOutput(GateName, stoi(Output));
114: }
115:
116: else if( Request.compare( "testerInput" ) == 0 )
117: {
118:     std::string WireName;
119:     std::cin >> WireName;
120:
121:    // Set named wire as input
122:    Circuit->MapInput(WireName);
123: }
124:
125: else if( Request.compare( "end" ) == 0 )
126: {
127:     // Save circuit name and stop reading file
128:     std::cin >> CircuitName;
129:     break;
130: }
131:
132: else
133: {
134:     std::cout << "Unrecognised command " << Request << std::endl;
135:     std::cout << "Continuing to next line" << std::endl;
136:     // get the rest of the line and ignore it
137:     std::string DummyVar;
138:     getline( std::cin, DummyVar );
139: }
140: }
141:
142: // Return circuit name and pointer
143: return std::make_pair(CircuitName, Circuit);
144: }
145:
146: void TestDriver::TestCircuit (std::pair<std::string, CLogic*> &CircuitInfo, std::string &Input, int i)
147: {
148:     if (i >= CircuitInfo.second->InputSize())
149:     {
150:         std::string Name = CircuitInfo.first;
151:         auto Circuit = CircuitInfo.second;
152:         const std::size_t InputWidth = Circuit->InputSize();
153:         const std::size_t OutputWidth = Circuit->OutputSize();
154:
155:         // Drive each input with corresponding assignment
156:         for (int j = 0; j < int(InputWidth); j++){
157:             Circuit->DriveInput(j, (Input[j] == '1') ? LOGIC_HIGH : LOGIC_LOW);
158:         }
159:
160:         // Get all outputs and print
161:         std::string Output = "";
162:         for (int j = 0; j < int(OutputWidth); j++){
163:             if (Circuit->GetOutputState(j) == LOGIC_HIGH)
164:             {
165:                 Output.push_back('1');
166:             }
```

```
167:         else if (Circuit->GetOutputState(j) == LOGIC_LOW)
168:         {
169:             Output.push_back('0');
170:         }
171:         else {
172:             Output.push_back('1');
173:         }
174:     }
175:
176:     std::cout << "[" << Name << "]"
177:               << " Input: " << Input
178:               << " >>> "
179:               << " Output: " << Output
180:               << std::endl;
181: }
182: else
183: {
184:     // Recursion
185:     Input.push_back('0');
186:     TestCircuit(CircuitInfo, Input, i+1);
187:     Input.pop_back();
188:
189:     Input.push_back('1');
190:     TestCircuit(CircuitInfo, Input, i+1);
191:     Input.pop_back();
192: }
193: return;
194: }
```

```
1: #ifndef _CXORGATE_H
2: #define _CXORGATE_H
3:
4: -----Includes-----
5: #include "CLogic.h"
6:
7: -----CXORGate Declaration-----
8: // Subclass of CLogic that simulates a XOR gate
9: class CXORGate: public CLogic
10: {
11: public:
12:     /**
13:         * Constructor
14:     */
15:     CXORGate();
16:
17: private:
18:     /**
19:         * Compute the output levels of this Clogic object
20:     */
21:     void ComputeOutput();
22:
23:     static const int nInputs = 2;           // number of inputs for a XOR gate
24:     static const int nOutputs = 1;         // number of outputs for a XOR gate
25: };
26:
27: #endif
```

```
1: // See CLogic.h
2: //
3: //--Includes-----
4: #include "CCircuit.h"
5:
6: //--CCircuit Implementation-----
7:
8: CCircuit::CCircuit():CLogic({})
9:
10: CCircuit::~CCircuit()
11: {
12:     // Delete all dynamically allocated wires and logic elements
13:     for (std::pair<std::string, CWire*> p : mWires) delete p.second;
14:     for (std::pair<std::string, CLogic*> p : mLogics) delete p.second;
15: }
16:
17: void CCircuit::ConnectWireToLogic(std::string wire, std::string logic, int input)
18: {
19:     mWires[wire]->AddOutputConnection(mLogics[logic], input);
20: }
21:
22: void CCircuit::ConnectLogicToWire(std::string logic, int output, std::string wire)
23: {
24:     mLogics[logic]->ConnectOutput(output, mWires[wire]);
25: }
26:
27: void CCircuit::AddLogic(std::string logic, CLogic* clogic)
28: {
29:     // Add logic if its name is not already used
30:     if (mLogics.find(logic) == mLogics.end())
31:     {
32:         mLogics[logic] = clogic;
33:     }
34: }
35:
36: void CCircuit::AddWire(std::string wire)
37: {
38:     // Add wire if its name is not already used
39:     if (mWires.find(wire) == mWires.end())
40:     {
41:         mWires[wire] = new CWire();
42:     }
43: }
44:
45: void CCircuit::MapInput(std::string wire, int circuitInput)
46: {
47:     // If circuitInput is default value, set it as a new input
48:     if (circuitInput < 0){
49:         circuitInput = mInputs.size();
50:     }
51:
52:     // Expand inputs
53:     while(int(mInputs.size()) < circuitInput + 1){
54:         mInputs.push_back(LOGIC_UNDEFINED);
55:     }
56:
57:     // Add mapping
58:     inputMap.push_back(std::make_tuple(
59:         circuitInput,
60:         wire
61:     ));
62: }
63:
64: void CCircuit::MapOutput(std::string logic, int logicOutput, int circuitOutput)
65: {
66:     // If circuitOutput is default value, set it as a new output
67:     if (circuitOutput < 0){
68:         circuitOutput = mOutputs.size();
69:     }
70:
71:     // Expand outputs
72:     while(int(mOutputs.size()) < circuitOutput + 1){
73:         mOutputs.push_back(LOGIC_UNDEFINED);
74:         mpOutputConnections.push_back(NULL);
75:     }
76:
77:     // Add mapping
78:     outputMap.push_back(std::make_tuple(
79:         logic,
80:         logicOutput,
81:         circuitOutput
82:     ));
83: }
```



```
84:
85: void CCircuit::ComputeOutput()
86: {
87:     // Look through input mapping and drive all inputs.
88:     for (std::tuple<int, std::string> t : inputMap)
89:     {
90:         mWires[std::get<1>(t)]->DriveLevel(mInputs[std::get<0>(t)]);
91:     }
92:
93:     // Look through output mapping and drive all outputs.
94:     for (std::tuple<std::string, int, int> t : outputMap)
95:     {
96:         eLogicLevel output = mLogics[std::get<0>(t)]->GetOutputState(std::get<1>(t));
97:         mOutputs[std::get<2>(t)] = output;
98:         if (mpOutputConnections[std::get<2>(t)] != NULL)
99:         {
100:             mpOutputConnections[std::get<2>(t)]->DriveLevel(output);
101:         }
102:     }
103: }
```

```
1: // See CANDGate.h
2: //
3: //--Includes-----
4: #include "CANDGate.h"
5:
6: //--CANDGate Implementation-----
7: CANDGate::CANDGate() : CLogic()
8: {
9:     mInputs = std::vector<eLogicLevel>(nInputs, LOGIC_UNDEFINED);
10:    mOutputs = std::vector<eLogicLevel>(nOutputs, LOGIC_UNDEFINED);
11:    mpOutputConnections = std::vector<CWire*>(nOutputs, NULL);
12:    ComputeOutput();
13: }
14:
15: void CANDGate::ComputeOutput()
16: {
17:     // AND logic
18:     if (mInputs[0] == LOGIC_UNDEFINED || mInputs[1] == LOGIC_UNDEFINED)
19:     {
20:         mOutputs[0] = LOGIC_UNDEFINED;
21:     }
22:     else if (mInputs[0] == LOGIC_HIGH && mInputs[1] == LOGIC_HIGH)
23:     {
24:         mOutputs[0] = LOGIC_HIGH;
25:     }
26:     else
27:     {
28:         mOutputs[0] = LOGIC_LOW;
29:     }
30:     // Drive output
31:     if (mpOutputConnections[0] != NULL) mpOutputConnections[0]->DriveLevel(mOutputs[0]);
32: }
```

```
1: #ifndef _CNOTGATE_H
2: #define _CNOTGATE_H
3:
4: -----Includes-----
5: #include "CLogic.h"
6:
7: -----CNOTGate Declaration-----
8: // Subclass of CLogic that simulates a NOT gate
9: class CNOTGate: public CLogic
10: {
11: public:
12:     /**
13:         * Constructor
14:     */
15:     CNOTGate();
16:
17: private:
18:     /**
19:         * Compute the output levels of this Clogic object
20:     */
21:     void ComputeOutput();
22:
23:     static const int nInputs = 1;           // number of inputs for a NOT gate
24:     static const int nOutputs = 1;          // number of inputs for a NOT gate
25: };
26:
27: #endif
```

```
1: // See CORGate.h
2: //
3: //---Includes-----
4: #include "CORGate.h"
5:
6: //---CORGate Implementation-----
7: CORGate::CORGate() : CLogic()
8: {
9:     mInputs = std::vector<eLogicLevel>(nInputs, LOGIC_UNDEFINED);
10:    mOutputs = std::vector<eLogicLevel>(nOutputs, LOGIC_UNDEFINED);
11:    mpOutputConnections = std::vector<CWire*>(nOutputs, NULL);
12:    ComputeOutput();
13: }
14:
15: void CORGate::ComputeOutput()
16: {
17:     // XOR logic
18:     if (mInputs[0] == LOGIC_UNDEFINED || mInputs[1] == LOGIC_UNDEFINED)
19:     {
20:         mOutputs[0] = LOGIC_UNDEFINED;
21:     }
22:     else if (mInputs[0] == LOGIC_HIGH || mInputs[1] == LOGIC_HIGH)
23:     {
24:         mOutputs[0] = LOGIC_HIGH;
25:     }
26:     else
27:     {
28:         mOutputs[0] = LOGIC_LOW;
29:     }
30:     // Drive output
31:     if (mpOutputConnections[0] != NULL) mpOutputConnections[0]->DriveLevel(mOutputs[0]);
32: }
```

```
1: #ifndef _CANDGATE_H
2: #define _CANDGATE_H
3:
4: -----Includes-----
5: #include "CLogic.h"
6:
7: -----CANDGate Declaration-----
8: // Subclass of CLogic that simulates an AND gate
9: class CANDGate: public CLogic
10: {
11: public:
12:     /**
13:         * Constructor
14:     */
15:     CANDGate();
16:
17: private:
18:     /**
19:         * Compute the output levels of this Clogic object
20:     */
21:     void ComputeOutput();
22:
23:     static const int nInputs = 2;           // number of inputs for an AND gate
24:     static const int nOutputs = 1;         // number of outputs for an AND gate
25: };
26:
27: #endif
```

```

1: #ifndef _TESTDRIVER_H
2: #define _TESTDRIVER_H
3:
4: //--Includes-----
5: #include "CLogic.h"
6:
7: #include <string>
8:
9: /---TestDriver Declaration-----
10: //
11: // Testdriver for combinatorial logic circuit (CLC) simulator
12: //
13: // Provides classes and methods to create and test combinatorial circuits.
14: //
15: // CLogic is a template of a logic cell: any gate or circuit of gates.
16: // CLogic units can be connected with CWires inside CCircuits and driven to get simulated outputs.
17: //
18: // CGates and CCircuit implement CLogic.
19: // CGates simulate simple logic gates with hard coded behaviour.
20: // CCircuits simulate complex combinatorial circuits, containing any number of CCircuits and CGates connect
ed together.
21: //
22: // Circuit accepts CLCs defined by .circuit files, piped directly into the executable.
23: // Each .circuit file shall define only one CLC.
24: // Syntax:
25: //
26: //

```

	Command	Definition
ist	component {gateType} {gateName}	> "component" declares new component of type {gateType}[and, or, xor, not] and name {gateName}
ame}	wire {wireName} {inputNo} {gateName}	> "wire" declares new wire {wireName} if it doesnt ex and connects it to input {inputNo} of gate {gateN
	connect {gateName} {outputNo} {wireName}	> "connect" connects output {inputNo} of gate {gateName} to wire {wireName}
	testerOutput {gateName} {outputNo}	> "testerOutput" adds output {inputNo} of gate {gateName} as an output of the whole circuit.
	testerInput {wireName} {outputNo}	> "testerInput" adds wire {wireName} as an output of the whole circuit.
	end {circuitName}	> "end" signifies the end of the declaration for circuit with name {circuitName}

```

46: // Copyright (c) Daniel Shen 2023
47:
48: class TestDriver
49: {
50: public:
51:     /**
52:      * Creates a new circuit from a .circuit file piped to cin.
53:      *
54:      * @return pair containing circuit name and circuit object pointer
55:      */
56:     std::pair<std::string, CLogic*> NewCircuit ();
57:
58:     /**
59:      * Prints truth table for a circuit. Recursively finds all possible assignments.
60:      *
61:      * @param CircuitInfo pair containing circuit name and circuit object pointer
62:      * @param Input empty non-const string buffer used in recursion.
63:      * Initialize an empty string to a variable and pass as this argument when calling.
64:      * @param i integer argument used in recursion. Don't provide this when calling.
65:      */
66:     void TestCircuit (std::pair<std::string, CLogic*> &CircuitInfo, std::string &Input, int i = 0);
67:
68: private:
69:     /**
70:      * Private function for testing a particular assignment on a circuit.
71:      *
72:      * @param Name circuit name
73:      * @param Circuit circuit pointer
74:      * @param Input input assignment as a boolean number string
75:      */
76:     void TestInput (std::string Name, CLogic* Circuit, std::string Input);
77:
78: };
79:

```

80: #endif

```
1: #ifndef _CWIRE_H
2: #define _CWIRE_H
3:
4: //--Forward Declaration
5: class CLogic;
6:
7: //--Consts and enums-----
8: enum eLogicLevel // enum defining the possible states of a logic line
9: {
10:     LOGIC_UNDEFINED = -1,
11:     LOGIC_LOW = 0,
12:     LOGIC_HIGH = 1
13: };
14:
15: /--CWire Declaration-----
16: // CWire is used to connect devices in this simulation
17: // A CWire has a single input, and may drive multiple outputs
18: // The global variable MaxFanout controls how many outputs each wire can have
19: // Each wire output drives a specific input of a specific gate
20: // The wire's input is controlled via the DriveLevel function
21: class CWire
22: {
23: public:
24:     /**
25:      * Constructor
26:      */
27:     CWire();
28:
29:     /**
30:      * Adds to the list of outputs that this wire drives
31:      *
32:      * @param apGateToDrive gate to drive
33:      * @param aGateInputToDrive input of gate to drive
34:      */
35:     void AddOutputConnection(CLogic *apGateToDrive, int aGateInputToDrive);
36:
37:     /**
38:      * Drives the wire's value, so that each of its connected outputs
39:      *
40:      * @param aNewLevel levels to drive this wire with
41:      */
42:     void DriveLevel(eLogicLevel aNewLevel);
43:
44: private:
45:     static const int MaxFanout = 2; // max gate inputs that one gate output can drive
46:     int mNumOutputConnections; // how many outputs are connected
47:     CLogic *mpGatesToDrive[MaxFanout]; // list of connected gates
48:     int mGateInputIndices[MaxFanout]; // list of input to drive in each gate
49: };
50:
51: #endif
```



```
1: #ifndef _CLOGIC_H
2: #define _CLOGIC_H
3:
4: -----Includes-----
5: #include "CWire.h"
6:
7: #include <vector>
8:
9: -----Logic Declaration-----
10: // CLogic is a template class used to represent logic cells (i.e. gates or subcircuits)
11: class CLogic
12: {
13: public:
14:     /**
15:      * Constructor
16:     */
17:     CLogic();
18:
19:     /**
20:      * Destructor
21:     */
22:     virtual ~CLogic();
23:
24:     /**
25:      * connect this logic element's output to a wire
26:      *
27:      * @param aOutputIndex output number
28:      * @param apOutputConnection wire to connect to
29:     */
30:     void ConnectOutput(int aOutputIndex, CWire *apOutputConnection);
31:
32:     /**
33:      * drive the specified input of this logic element
34:      *
35:      * @param aInputIndex input number
36:      * @param aNewLevel level to drive input
37:     */
38:     void DriveInput(int aInputIndex, eLogicLevel aNewLevel);
39:
40:     /**
41:      * return current output level of this logic element
42:      *
43:      * @param aOutputIndex output number
44:     */
45:     eLogicLevel GetOutputState(int aOutputIndex);
46:
47:     /**
48:      * return number of inputs of this logic element
49:      *
50:      * @return number of inputs
51:     */
52:     int InputSize();
53:
54:     /**
55:      * return number of outputs of this logic element
56:      *
57:      * @return number of outputs
58:     */
59:     int OutputSize();
60:
61: protected:
62:
63:     /**
64:      * Pure virtual function
65:      *
66:      * For computing the output levels of Clogic objects
67:     */
68:     virtual void ComputeOutput() = 0;
69:
70:     std::vector<eLogicLevel> mInputs;           // Input levels
71:     std::vector<eLogicLevel> mOutputs;         // Output levels
72:     std::vector<CWire*> mpOutputConnections;    // Output wires
73: };
74:
75: #endif
```

```
1: #ifndef _CORGATE_H
2: #define _CORGATE_H
3:
4: -----Includes-----
5: #include "CLogic.h"
6:
7: -----CORGate Declaration-----
8: // Subclass of CLogic that simulates an OR gate
9: class CORGate: public CLogic
10: {
11: public:
12:     /**
13:         * Constructor
14:     */
15:     CORGate();
16:
17: private:
18:     /**
19:         * Compute the output levels of this Clogic object
20:     */
21:     void ComputeOutput();
22:
23:     static const int nInputs = 2;           // number of inputs for a OR gate
24:     static const int nOutputs = 1;         // number of outputs for a OR gate
25: };
26:
27:
28: #endif
```

```
1: // Main
2: //
3: // Calls TestDriver class to test combinatorial logic circuits.
4: //
5: // Copyright (c) Daniel Shen 2023
6:
7: //---Includes-----
8: #include "TestDriver.h"
9:
10: #include <string>
11: #include <iostream>
12:
13: //---Main-----
14: int main()
15: {
16:     // Create new testdriver
17:     TestDriver T = TestDriver();
18:
19:     // Create new circuit
20:     auto CircuitInfo = T.NewCircuit();
21:
22:     // Test circuit with all assignments
23:     std::string Assignment = "";
24:     T.TestCircuit(CircuitInfo, Assignment);
25:
26:     // Delete circuit
27:     delete(CircuitInfo.second);
28:
29:     return 0;
30: }
```

```
1: // See CLogic.h
2: //
3: //---Includes-----
4: #include "CLogic.h"
5:
6: //---CLogic Implementation-----
7: CLogic::CLogic() {}
8:
9: CLogic::~CLogic() {}
10:
11: void CLogic::ConnectOutput(int aOutputIndex, CWire *apOutputConnection)
12: {
13:     // Connect new output and recompute outputs
14:     mpOutputConnections[aOutputIndex] = apOutputConnection;
15:     ComputeOutput();
16: }
17:
18: void CLogic::DriveInput(int aInputIndex, eLogicLevel aNewLevel)
19: {
20:     // Connect new input and recompute outputs
21:     mInputs[aInputIndex] = aNewLevel;
22:     ComputeOutput();
23: }
24:
25: eLogicLevel CLogic::GetOutputState(int aOutputIndex)
26: {
27:     // Resize outputs to required index
28:     while(int(mOutputs.size()) < aOutputIndex + 1)
29:     {
30:         mOutputs.push_back(LOGIC_UNDEFINED);
31:         mpOutputConnections.push_back(NULL);
32:     }
33:     return mOutputs[aOutputIndex];
34: }
35:
36: int CLogic::InputSize()
37: {
38:     return mInputs.size();
39: }
40:
41: int CLogic::OutputSize()
42: {
43:     return mOutputs.size();
44: }
```

```
1: // See CWire.h
2: //
3: //--Includes-----
4: #include "CLogic.h"
5: #include "CWire.h"
6:
7: //--CWire Implementation-----
8: CWire::CWire()
9: {
10:     mNumOutputConnections = 0;
11: }
12:
13: void CWire::AddOutputConnection(CLogic *apGateToDrive, int aGateInputToDrive)
14: {
15:     mpGatesToDrive[mNumOutputConnections] = apGateToDrive;
16:     mGateInputIndices[mNumOutputConnections] = aGateInputToDrive;
17:     ++mNumOutputConnections;
18: }
19:
20: void CWire::DriveLevel(eLogicLevel aNewLevel)
21: {
22:     // Drive each connected output
23:     for (int i = 0; i < mNumOutputConnections; ++i)
24:         mpGatesToDrive[i]->DriveInput(mGateInputIndices[i], aNewLevel);
25: }
```

```
1: // See CNOTGate.h
2: //
3: //--Includes-----
4: #include "CNOTGate.h"
5:
6: //--CNOTGate Implementation-----
7: CNOTGate::CNOTGate() : CLogic()
8: {
9:     mInputs = std::vector<eLogicLevel>(nInputs, LOGIC_UNDEFINED);
10:    mOutputs = std::vector<eLogicLevel>(nOutputs, LOGIC_UNDEFINED);
11:    mpOutputConnections = std::vector<CWire*>(nOutputs, NULL);
12:    ComputeOutput();
13: }
14:
15: void CNOTGate::ComputeOutput()
16: {
17:     // NOT logic
18:     if (mInputs[0] == LOGIC_HIGH)
19:     {
20:         mOutputs[0] = LOGIC_LOW;
21:     }
22:     else if (mInputs[0] == LOGIC_LOW)
23:     {
24:         mOutputs[0] = LOGIC_HIGH;
25:     }
26:     else
27:     {
28:         mOutputs[0] = LOGIC_UNDEFINED;
29:     }
30:     // Drive output
31:     if (mpOutputConnections[0] != NULL) mpOutputConnections[0]->DriveLevel(mOutputs[0]);
32: }
```