

A Switched-Capacitor Amplifier for Use in a 2.5bit/stage Pipelined Analog to Digital Converter

Joseph Meyer and Miles Sherman

Abstract—abstract goes here

Index Terms—asdgsadg

I. INTRODUCTION

DASDFasdf

II. SYSTEM LEVEL DESIGN

- A. *Top Level Schematic*
- B. *Sample and Hold Capacitors*
- C. *Switches*

III. TRANSISTOR LEVEL OTA DESIGN

- A. *Gain Stage*
- B. *Biasing*
- C. *Component Values*

IV. OPEN LOOP OTA RESULTS

- A. *Common Mode Feedback Frequency Response*
- B. *Open Loop Differential Frequency Response*
 - Open Loop Differential Magnitude Response
 - Open Loop Differential Phase Responses
- C. *Open Loop Common Frequency Mode Response*
 - Open Loop Common Mode Magnitude Response
 - Open Loop Common Mode Phase Response

V. CLOSED LOOP AMPLIFIER RESULTS

- A. *Effective Number of Bits*
- B. *Figure of Merit*
- C. *Area*

transistor area
resistor area
capacitor area
total area

VI. SUMMARY OF RESULTS

VII. POSSIBLE IMPROVEMENTS

VIII. CONCLUSION

TABLE I
PASSIVE COMPONENT VALUES

Component	Value
Resistors	Ω
Capacitors	F

TABLE II
TRANSISTOR SIZINGS

Transistor	Width (m)	Length (m)	Aspect Ratio

TABLE III
SUMMARY OF SPECIFICATIONS AND RESULTS

Specification	Specification Value	FF Result	TT Result	SS Result
Open Loop OTA DC Gain				
Open Loop OTA Phase Margin				
Open Loop OTA $3dB$ Bandwidth				
Open Loop OTA Unity Gain Bandwidth				
Overall Power Consumption				
Overall Figure of Merit				
Overall Area				