

Logical circuit
H
X
H
Hardware constraints
Connectivity and native gates
0
1
2
3
4
16
Six-node patch
Eligible calibration
Current cutoff
Response-guided placement search
56 distinct placements
Propose placement
Permutation swarm
Replace duplicates
Replace only repeated placements.
Native compilation
Fixed routing settings
Response coefficient cache
Build or reuse per executable
Hybrid response score
First-order gate response
Exact readout assignment
Update personal and global bests
Comparison methods
Search controls
Original swarm
Random search
Shared response objective
Compiler baselines
LightSABRE
Mapomatic
SQGM
MQT QMAP
Duostra
Own configured objectives
Executable / data
Calibration
Selection / evaluation boundary
Selected executable
Lowest response score
Comparison executables
Post-selection outcome evaluation
Correctness verification
Measurement correspondence
Noisy outcome simulation
Exact density matrix
Paired assessment
Output TVD · Variability
Compilation cost
Depolarizing gates + asymmetric readout