Memory & Cache

Jinyang Li

based on Tiger Wang's slides

Question

How many memory access are needed to execute

- movq (%rax), %rbx
- addq %rax, %rbx

1 memory access.
Instruction takes 100 CPU cycles to execute

0 memory access.
Instruction takes ~1 CPU cycle to execute

How to reduce the cost of memory access?

Principle of locality

Temporal locality

 If memory location x is referenced, then x will likely be referenced again in the near future.

Spatial locality

 If memory location x is referenced, then locations near x will likely be referenced in the near future.

Idea: buffer recently accessed data in cache close to CPU

Basic idea - caching


CPU rbx ____

Cache


Smaller, Faster, Closer to CPU

Memory

Basic idea – caching





Basic idea – caching



Memory

Basic idea – caching





Intuitive implementation

Caching at byte granularity:

- Search the cache for each byte accessed
 - movq (%rax), %rbx → checking 8 times
- High bookkeeping overhead
 - each cache entry has 8 bytes of address and 1 byte of data

Г	PA		1 byte	
	0x100	6		7
	0x101			
	0x102			
	0x103			

Caching at block granularity

Solution:

- Cache one block (cacheline) at a time.
- A typical cacheline size is 64 bytes

Advantage:

- Lower bookkeeping overhead
 - A cache line has 8 byte of address and 64 byte of data
- Exploits spatial locality
 - Accessing location x causes 64 bytes around x to be cached

Direct-mapped cache

Caching at block granularity

 Each cache line has 64 bytes 2. Fetch MMU 0x1 0x40 0x0...088 1. In cache? No **CPU** 0x0...080 0x1234 0x0...078 access 0x1234 0x0...070 PA 64 bytes 0x0...068 0x1000x0...060 0x0...058 0x140 . . . 0x0...050 0x80 0x0...048 0xc0 0x0...040 0x1 **CPU Cache** 3. Return **Memory**

Direct-mapped cache


Caching at block granularity


 Each cache line has 64 bytes 2. Fetch **MMU** 0x1 0x40 0x0...088 1. In cache? No **CPU** 0x0...080 0x1234 0x0...078 access 0x1234 0x0...070 PA 64 bytes 0x0...068 0x1 0x1000x0...060 0x0...058 0x40 4. Buffer the cacheline. . . . 0x0...050 send 0x1 to the CPU 0x80 0x0...048 0xc0 0x0...040 0x1 **CPU Cache** 3. Return **Memory**

Direct-mapped cache


Caching at block granularity

Each cache line has 64 bytes






address: 0x48



CPU access data at (PA)

	Tag	64 (2 ⁶) bytes	
0			
1	0x1		
2			
3			

CPU Cache (64 bytes cache line)




CPU access data at (0x48 PA)

	Tag	64 (2 ⁶) bytes
0		
1	0x1	
2		
3		

CPU Cache (64 bytes cache line)

1. Use bits[6:7] to find the cache line which may buffer the data.




CPU access data at (0x48 PA)

	-	0.4 (00) 1.4	
	Tag	64 (2 ⁶) bytes	
0			
1	0x1		
2			
3			

CPU Cache (64 bytes cache line)

- 1. Use bits[6:7] to find the cache line which may buffer the data.
- 2. Compare the cache line tag bits[8:63] (Cache miss)




CPU access data at (0x48 PA)

	Tag	64 (2 ⁶) bytes	
0			
1	0x0		
3			
1 2 3	0x0	••••	

CPU Cache (64 bytes cache line)

- 1. Use bits[6:7] to find the cache line which may buffer the data.
- 2. Compare the cache line tag bits[8:63] (Cache miss)
- 3. Load 64 bytes from 0x40



CPU access data at (0x48 PA)

	Tag	64 (2 ⁶) bytes
0		
1	0x0	
2		
3		

CPU Cache (64 bytes cache line)

- 1. Use bits[6:7] to find the cache line which may buffer the data.
- 2. Compare the cache line tag bits[8:63] (Cache miss)
- 3. Load 64 bytes from 0x40
- 4. Send the data at the offset of 0x8 in buffered cache line.

Access pattern:

→ access 0x40 cache miss access 0x140 access 0x40 access 0x140

	Tag	64 bytes
0		
1	0x0	64 bytes start at 0x40
2		
3		

CPU Cache

Cache line tag: 0
Cache line index: 1

Load 64 bytes start at 0x40 into 1st entry

Access pattern:

access 0x40 cache miss

→ access 0x140 cache miss

access 0x40

access 0x140

Tag	64 bytes
0.4	
0.4	
0x1	64 bytes start at 0x140

CPU Cache

Cache line tag: 1

Cache line index: 1

Evict old cache line (1st entry), Load 64 bytes start at 0x140 into 1st entry

Access pattern:

access 0x40 cache miss
access 0x140 cache miss

→ access 0x40 cache miss
access 0x40 cache miss

	_	
	Tag	64 bytes
0		
1	0x0	64 bytes start at 0x40
2		
3		

CPU Cache

Cache line tag: 0

Cache line index: 1

Evict old cache line (1st entry), Load 64 bytes start at 0x40 into 1st entry

Access pattern:

access 0x40 cache miss
access 0x140 cache miss
access 0x40 cache miss
⇒ access 0x140 cache miss


	Tag	64 bytes	
0			
1	0x1	64 bytes start at 0x140	
2			
3			

CPU Cache

Cache line tag: 1

Cache line index: 1

Evict old cache line (1st entry), Load 64 bytes start at 0x140 into 1st entry



CPU Cache

```
Access pattern:
 access 0x40 miss
 access 0x440
 access 0x40
 access 0x440
   63
                                                 9
                                                                          0
                                                             6 5
                         0x0
                                                      0x1
                        Tag
                                                   Set Index Cache line offset
                Set 0
                                 Cache line
                                                      Cache line
                           Tag
                                                 Tag
               Set 1
                           0x0
                                                      Cache line
               Set 15
```

CPU Cache

```
Access pattern:
 access 0x40 miss
 access 0x440 miss
 access 0x40
 access 0x440
   63
                                                9
                                                                         0
                                                            6 5
                        0x1
                                                    0x1
                        Tag
                                                  Set Index Cache line offset
               Set 0
                                Cache line
                                                     Cache line
                                                Tag
               Set 1
                           0x0
                                                0x1
               Set 15
```

CPU Cache

```
Access pattern:
 access 0x40 miss
 access 0x440 miss
 access 0x40 hit
 access 0x440 hit
   63
                                                                          0
                                                 9
                                                             6 5
                        0x1
                                                     0x1
                        Tag
                                                   Set Index Cache line offset
                Set 0
                                                      Cache line
                                 Cache line
                           Tag
                                                 Tag
               Set 1
                           0x0
                                                0x1
               Set 15
                                Cache line
```

CPU Cache


Access pattern:


access 0x40

access 0x440

access 0x840

Which cache line in set 1 should be evicted?





CPU Cache

Cache line replacement policy


LFU (least-frequently-used)

 Replace the line that has been referenced the fewest times over some past time window

LRU (least-recently-used)

Replace the line that has the furthest access in the past
 These policies require additional time and hardware

- Current design: address translation → cache access
 - The two steps are performed sequentially




How to parallelize address translation & cache access?


Virtual Index and Physical Tag

Use VA to index set, calculate the tag from PA

Cache set lookup is done in parallel with address translation




Virtual Index and Physical Tag



CPU Cache


Virtual Index and Physical Tag

access va 0x1040 pa 0xffff0040



CPU Cache

Memory hierarchy



Cache summary

- Caching can speed up memory access
- L1/L2/L3 cache data
- TLB cache address translation
- Cache design:
 - Direct mapping
 - Multi-way set associative
 - Virtual index + physical tag parallelize cache access and address translation