
Machine Program: Basics

Shuai Mu


based on Tiger Wang's and Jinyang Li's slides

0x000058	instruction
0x000050	instruction
0x000048	instruction
0x000040	instruction
0x000038	data
0x000030	data
0x000028	data
0x000020	data
0x000018	
0x000010	
	Memory




64 bit machine (default setting in this lecture)

0x000058	instruction
0x000050	instruction
0x000048	instruction
0x000040	instruction
0x000038	data
0x000030	data
0x000028	data
0x000020	data
0x000018	
0x000010	
	Memory



0x000058	instruction
0x000050	instruction
0x000048	instruction
0x000040	instruction
0x000038	data
0x000030	data
0x000028	data
0x000020	data
0x000018	
0x000010	
	Memory



Questions

How does CPU know which instruction to fetch?

Where does CPU keep the instruction and data?

Register – temporary storage area built into a CPU

PC: Program counter

- Store memory address of next instruction
- Called "RIP" in x86_64

IR: instruction register

Store the fetched instruction

General purpose registers:

Store operands and pointers used by program

Program status and control register:

- Status of the program being executed
- Called "EFLAGS" in x86 64

Register – temporary storage area built into a CPU

PC: Program counter

- Store memory address of next instruction
- Also called "RIP" in x86 64

IR: instruction register

Store the fetched instruction

General purpose registers:

Store operands and pointers used by program

Program status and control register:

- Status of the program being executed
- All called "EFLAGS" in x86 64


Visible to programmers


		5 d d 4		ODLI
0x000058	instruction	ddr		CPU
0x000050	instruction		PC:	0x000058
0x000048	instruction		IR:	
0x000040	instruction		GPRs:	
0x000038	data			
0x000030	data			•••
0x000028	data			
0x000020	data			
0x000018				
0x000010				
·	Memory	_		

instruction
instruction
instruction
instruction
data
data
data
data
Memory

instruction PC: C

CPU		
PC:	0x000058	
IR:	instruction	
GPRs:		
	•••	






General Purpose Registers (intel x86-64)

%rax	%r8
%rbx	%r9
%rcx	%r10
%rdx	%r11
%rsi	%r12
%rdi	%r13
%rsp	%r14
%rbp	%r15

8 bytes



General Purpose Registers (intel x86-64)


%rax	%eax
%rbx	%ebx
%rcx	%ecx
%rdx	%edx
%rsi	%esi
%rdi	%edi
%rsp	%esp
%rbp	%ebp

%r8	%r8d
%r9	%r9d
%r10	%r10d
%r11	%r11d
%r12	%r12d
%r13	%r13d
%r14	%r14d
%r15	%r15d


8 bytes

4 bytes


Use %rax and %rbx as examples



Use %rax as an example



Your mental model (intel x86-64)



CPU 0x00...0058 instruction %rax %rbx %rcx %rdx %rsi %rdi %rsp %rbp . . .

Steps of execution

- 1. PC contains the instruction's address
- 2. Fetch the instruction into IR

3. Execute the instruction

Instruction Set Architecture (ISA)

An abstract model of a computer

X86_64 is the ISA implemented by Intel/AMD CPUs

64-bit version of x86

this class' focus

ARM is another common ISA

Phones, tablets, Raspberry Pi

X86 ISA



Intel® 64 and IA-32 Architectures Software Developer's Manual

Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4

NOTE: This document contains all four volumes of the Intel 64 and IA-32 Architectures Software Developer's Manual: Basic Architecture, Order Number 253665; Instruction Set Reference A-Z, Order Number 325383; System Programming Guide, Order Number 325384; Model-Specific Registers, Order Number 335592. Refer to all four volumes when evaluating your design needs.

> Order Number: 325462-065US December 2017

A must-read for compiler and OS writers

Moving data

movq Source, Dest

 Copy a quadword (64 bits) from the source operand (first operand) to the destination operand (second operand).

Moving data

movq Source, Dest

 Copy a quadword (64 bits) from the source operand (first operand) to the destination operand (second operand).

Suffix	Name	Size (byte)
В	Byte	1
W	Word	2
L	Long	4
Q	Quadword	8

Why using a size suffix?

movq Source, Dest

- Copy a quadword (64 bits) from the source operand (first operand) to the destination operand (second operand).
- In the Intel x86 world, a word = 16 bits.
 - 8086 uses 16 bits as a word
 - Support full backward compatibility
 - New processor can run the same binary file compiled for older processors


Moving data

movq Source, Dest

Operand Types

- Immediate: Constant integer data
 - Prefixed with \$
 - Example: \$0x400, \$-533
- Register: One of general purpose registers
 - Example: %rax, %rsi
- Memory: 8 consecutive bytes of memory
 - Indexed by register with various "address modes"
 - Simplest example: (%rax)

movq Operand combinations



- 1. Immediate can only be Source
- 2. Cannot do memory-memory transfer with a single instruction

movq Imm, Reg

			_
0x000058	movq	%rax,%rbx	
0x000050	movq	\$0x4,%rax	← PC
0x000048			
0x000040			
0x000038]
0x000030			
0x000028]
0x000020]
0x000018			
0x000010			
	<u> </u>	1emory	_

CPU		
PC:	0x000050	
IR:		
RAX:		
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

movq Imm, Reg

0x000058	movq	%rax,%rt	ЭX
0x000050	movq	\$0x4,%ra	X ←PC
0x000048			
0x000040			
0x000038			
0x000030			
0x000028			
0x000020			
0x000018			
0x000010			
	<u> </u>	1emory	

	CPU
PC:	0x000050
IR:	movq \$0x4, %rax
RAX:	
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	
RSP:	
RBP:	
	•••

movq Imm, Reg

0x000058	movq	%rax,%r	bx	
0x000050	movq	\$0x4,%r	ax	← PC
0x000048				
0x000040				
0x000038				
0x000030				
0x000028				
0x000020				
0x000018				
0x000010				
	<u> </u>	1emory		

	CPU
PC:	0x000050
IR:	movq \$0x4, %rax
RAX:	0x000004
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	
RSP:	
RBP:	

Steps

- 1. PC contains the instruction's address
- 2. Load the instruction into IR

3. Execute the instruction

4. CPU automatically updates PC after current instruction finishes (is retired).

movq Reg, Reg

0x000058	movq	%rax,%rb	X CPC
0x000050	movq	\$0x4,%ra	х
0x000048			
0x000040			
0x000038			
0x000030			
0x000028			
0x000020			
0x000018			
0x000010			
	<u> </u>	1emory	

CPU		
PC:	0x000058	
IR:	movq \$0x4, %rax	
RAX:	0x000004	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
	•••	

movq Reg, Reg

0x000058	movq %rax,%rbx	← PC
0x000050	movq \$0x4,%rax	
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018		
0x000010		
	Memory	-

CPU		
PC:	0x000058	
IR:	movq %rax, %rbx	
RAX:	0x000004	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

movq Reg, Reg

0x000058	movq %rax,%rbx	← PC
0x000050	movq \$0x4,%rax	
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018		
0x000010		
• • •		
	Memory	•

CPU		
PC:	0x000058	
IR:	movq %rax, %rbx	
RAX:	0x000004	
RBX:	0x000004	
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
	•••	

movq Mem, Reg

How to represent a "memory" operand?

Direct addressing: use registers to index the memory

(Register)

- The content of the register specifies memory address
- movq (%rax), %rbx

movq (%rax), %rbx

0x000058	movq (%rax), %rbx	← PC
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0x10	
0x000010		
	Memory	


CPU		
PC:	0x000058	
IR:		
RAX:	0x18	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

movq (%rax), %rbx


0x000058	movq (%rax), %rbx	← PC
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0x10	
0x000010		
	Memory	

CPU		
PC:	0x000058	
IR:	movq (%rax), %rbx	
RAX:	0x18	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
	•••	

movq (%rax), %rbx




movq (%rax), %rbx



swap function

swap function




CFU		
PC:	0x000048	
IR:		
RAX:		
RBX:		
RCX:		
RDX:		
RSI:	0x000018	
RDI:	0x000010	
RSP:		
RBP:		
	•••	

CDLI


		_
0x000060	movq %rax, (%rsi)	
0x000058	movq %rdx, (%rdi)	
0x000050	movq (%rsi), %rdx	
0x000048	movq (%rdi), %rax	← PC
0x000040		
0x000038		ı
0x000030		
0x000028	0x000018	
0x000020	0x000010	
0x000018	0x2	
0x000010	0x1	
	Memory	_

СРО		
PC:	0x000048	
IR:	movq (%rdi), %rax	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:	0x000018	
RDI:	0x000010	
RSP:		
RBP:		
	•••	




		_
0x000060	movq %rax, (%rsi)	
0x000058	movq %rdx, (%rdi)	
0x000050	movq (%rsi), %rdx	← PC
0x000048	movq (%rdi), %rax	
0x000040		
0x000038		ı
0x000030		
0x000028	0x000018	
0x000020	0x000010	
0x000018	0x2	
0x000010	0x1	
	Memory	_

CPU		
PC:	0x000050	
IR:	movq (%rsi), %rdx	
RAX:	0x1	
RBX:		
RCX:		
RDX:		
RSI:	0x000018	
RDI:	0x000010	
RSP:		
RBP:		
•••		




		_
0x000060	movq %rax, (%rsi)	
0x000058	movq %rdx, (%rdi)	← PC
0x000050	movq (%rsi), %rdx	
0x000048	movq (%rdi), %rax	
0x000040		
0x000038		i i
0x000030		
0x000028	0x000018	
0x000020	0x000010	
0x000018	0x2	
0x000010	0x1	
	Memory	_

CPU		
PC:	0x000058	
IR:	movq %rdx, (%rdi)	
RAX:	0x1	
RBX:		
RCX:		
RDX:	0x2	
RDX: RSI:	0x2 0x000018	
RSI:	0x000018	
RSI: RDI:	0x000018	



		_
0x000060	movq %rax, (%rsi)	← PC
0x000058	movq %rdx, (%rdi)	
0x000050	movq (%rsi), %rdx	
0x000048	movq (%rdi), %rax	
0x000040		
0x000038		
0x000030		ı
0x000028	0x000018	
0x000020	0x000010	
0x000018	0x2	
0x000010	0x2	
	Memory	•

CPU		
PC:	0x000060	
IR:	movq %rax, (%rsi)	
RAX:	0x1	
RBX:		
RCX:		
RDX:	0x2	
RSI:	0x000018	
RDI:	0x000010	
RSP:		
RBP:		
•••		



Limitation of direct addressing

Issue: the address must be calculated and stored in the register before each memory access.

Issue

Issue: the address must be calculated and stored in the register before each memory access.

```
long a[] = {3, 2, 1};
for(int i = 0; i < 3; i++) {
    a[i] = i;
}

long a[] = {1, 2, 3};
for(int i = 0; i < 3; i++) {
    1. put &a[i] into reg
    2. mov $i, (reg)
}</pre>
```

0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	
0x000048	movq \$0x1, (%rax)	•
0x000040	movq \$0x18, %rax	
0x000038	movq \$0x0, (%rax)	
0x000030	movq \$0x10, %rax	← PC
0x000028		
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x3	a[0]
	Memory	•


CPU		
PC:	0x000030	
IR:	movq \$0x10, %rax	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
•••		

0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	
0x000048	movq \$0x1, (%rax)	4
0x000040	movq \$0x18, %rax	
0x000038	movq \$0x0, (%rax)	r.
0x000030	movq \$0x10, %rax	← PC
0x000028		it i
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x3	a[0]
	Memory	-

CPU		
PC:	0x000030	
IR:	movq \$0x10, %rax	
RAX:	0x000010	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
•••		

0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	
0x000048	movq \$0x1, (%rax)	•
0x000040	movq \$0x18, %rax	
0x000038	movq \$0x0, (%rax)	← PC
0x000030	movq \$0x10, %rax	E.
0x000028		1
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x3	a[0]
	Memory	•

CPU		
PC:	0x000038	
IR:	movq \$0x0, (%rax)	
RAX:	0x000010	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
•••		



0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	
0x000048	movq \$0x1, (%rax)	•
0x000040	movq \$0x18, %rax	← PC
0x000038	movq \$0x0, (%rax)	6
0x000030	movq \$0x10, %rax	Į.
0x000028		8
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x0	a[0]
	Memory	-


CPU		
PC:	0x000040	
IR:	movq \$0x18, (%rax)	
RAX:	0x000010	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	
0x000048	movq \$0x1, (%rax)	•
0x000040	movq \$0x18, %rax	← PC
0x000038	movq \$0x0, (%rax)	6
0x000030	movq \$0x10, %rax	Į.
0x000028		8
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x0	a[0]
	Memory	-

CPU		
PC:	0x000040	
IR:	movq \$0x18, (%rax)	
RAX:	0x000018	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	
0x000048	movq \$0x1, (%rax)	♣ PC
0x000040	movq \$0x18, %rax	
0x000038	movq \$0x0, (%rax)	15
0x000030	movq \$0x10, %rax	Į.
0x000028		l.
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x0	a[0]
	Memory	

CPU		
PC:	0x000048	
IR:	movq \$0x1, (%rax)	
RAX:	0x000018	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
•••		



0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	← PC
0x000048	movq \$0x1, (%rax)	4
0x000040	movq \$0x18, %rax	
0x000038	movq \$0x0, (%rax)	
0x000030	movq \$0x10, %rax	l.
0x000028		ı
0x000020	0x1	a[2]
0x000018	0x1	a[1]
0x000010	0x0	a[0]
	Memory	-


CPU		
PC:	0x000050	
IR:	movq \$0x20, %rax	
RAX:	0x000018	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
•••		

0x000060		
0x000058	movq \$0x2, (%rax)	
0x000050	movq \$0x20, %rax	← PC
0x000048	movq \$0x1, (%rax)	•
0x000040	movq \$0x18, %rax	
0x000038	movq \$0x0, (%rax)	
0x000030	movq \$0x10, %rax	l.
0x000028		
0x000020	0x1	a[2]
0x000018	0x1	a[1]
0x000010	0x0	a[0]
	Memory	•

CPU	
PC:	0x000050
IR:	movq \$0x20, %rax
RAX:	0x000020
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	
RSP:	
RBP:	
	•••

0x000060		
0x000058	movq \$0x2, (%rax)	← PC
0x000050	movq \$0x20, %rax	
0x000048	movq \$0x1, (%rax)	•
0x000040	movq \$0x18, %rax	
0x000038	movq \$0x0, (%rax)	i.
0x000030	movq \$0x10, %rax	
0x000028		
0x000020	0x1	a[2]
0x000018	0x1	a[1]
0x000010	0x0	a[0]
	Memory	-

CPU		
PC:	0x000058	
IR:	movq \$0x2, (%rax)	
RAX:	0x000020	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
	•••	



Observation

```
long a[] = {3, 2, 1};
for(int i = 0; i < 3; i++) {
    a[i] = i;
}</pre>
```

a[0], a[1] and a[2] have the same base address:&a[0]


- &a[0]: &a[0] + 0
- &a[1]: &a[0] + 1
- &a[2]: &a[0] + 2

Address mode with displacement

D(Register): val(Register) + D

- Register specifies the start of the memory region
- Constant D specifies the offset





Address mode with displacement

D(Register): val(Register) + D

- Register specifies the start of the memory region
- Constant D specifies the offset

```
long a[] = {3, 2, 1};
for(int i = 0; i < 3; i++) {
    a[i] = i;
}</pre>
```



```
long a[] = {1, 2, 3};
for(int i = 0; i < 3; i++) {
    mov $i, D(reg); // D = i * 8, reg = &a[0]
}</pre>
```

0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	•
0x000040	movq \$0x1, 8(%rax)	
0x000038	movq \$0x0, (%rax)	
0x000030	movq \$0x10, %rax	← PC
0x000028		it i
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x3	a[0]
	Memory	-

CPU		
PC:	0x000030	
IR:	movq \$0x10, %rax	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	•
0x000040	movq \$0x1, 8(%rax)	
0x000038	movq \$0x0, (%rax)	
0x000030	movq \$0x10, %rax	← PC
0x000028		it i
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x3	a[0]
	Memory	-

CPU	
PC:	0x000030
IR:	movq \$0x10, %rax
RAX:	0x000010
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	
RSP:	
RBP:	
•••	

0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	•
0x000040	movq \$0x1, 8(%rax)	
0x000038	movq \$0x0, (%rax)	← PC
0x000030	movq \$0x10, %rax	l.
0x000028		ı
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x3	a[0]
	Memory	-

CPU		
PC:	0x000038	
IR:	movq \$0x0, (%rax)	
RAX:	0x000010	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	•
0x000040	movq \$0x1, 8(%rax)	
0x000038	movq \$0x0, (%rax)	← PC
0x000030	movq \$0x10, %rax	H
0x000028		
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x0	a[0]
	Memory	-

CPU		
PC:	0x000038	
IR:	movq \$0x0, (%rax)	
RAX:	0x000010	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		
	•••	

0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	•
0x000040	movq \$0x1, 8(%rax)	← PC
0x000038	movq \$0x0, (%rax)	r.
0x000030	movq \$0x10, %rax	l.
0x000028		
0x000020	0x1	a[2]
0x000018	0x2	a[1]
0x000010	0x0	a[0]
	Memory	-

CPU	
PC:	0x000040
IR:	movq \$0x1, 8(%rax)
RAX:	0x000010
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	
RSP:	
RBP:	

0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	•
0x000040	movq \$0x1, 8(%rax)	← PC
0x000038	movq \$0x0, (%rax)	1 5
0x000030	movq \$0x10, %rax	Ti.
0x000028		ı
0x000020	0x1	a[2]
0x000018	0x1	a[1]
0x000010	0x0	a[0]
	Memory	-

CPU		
PC:	0x000040	
IR:	movq \$0x1, 8(%rax)	
RAX:	0x000010	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

0 00 0000		
0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	♣ PC
0x000040	movq \$0x1, 8(%rax)	
0x000038	movq \$0x0, (%rax)	15
0x000030	movq \$0x10, %rax	Į.
0x000028		ı.
0x000020	0x1	a[2]
0x000018	0x1	a[1]
0x000010	0x0	a[0]
	Memory	

CPU	
PC:	0x000048
IR:	movq \$0x2, 16(%rax)
RAX:	0x000010
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	
RSP:	
RBP:	
	•••

0x000060		
0x000058		
0x000050		
0x000048	movq \$0x2, 16(%rax)	♣ PC
0x000040	movq \$0x1, 8(%rax)	
0x000038	movq \$0x0, (%rax)	is
0x000030	movq \$0x10, %rax	i.
0x000028		l
0x000020	0x2	a[2]
0x000018	0x1	a[1]
0x000010	0x0	a[0]
	Memory	

CPU		
PC:	0x000048	
IR:	movq \$0x2, 16(%rax)	
RAX:	0x000010	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:		
RSP:		
RBP:		

Complete Memory Addressing Mode


D(Rb, Ri, S): val(Rb) + S * val(Ri) + D

- Rb: Base register

D: Constant "displacement"

Ri: Index register (not %rsp)

- S: Scale: 1, 2, 4, or 8



Complete Memory Addressing Mode

D(Rb, Ri, S): val(Rb) + S * val(Ri) + D

- D: Constant "displacement"
- Rb: Base register
- Ri: Index register (not %rsp)
- S: Scale: 1, 2, 4, or 8

If S is 1 or D is 0, we can just get rid of them

- (Rb, Ri): val(Rb) + val(Ri)
- D(Rb, Ri): val(Rb) + val(Ri) + D
- (Rb, Ri, S): val(Rb) + S * val(Ri)

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8 (%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8 (%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

0x000060		
0x000058	movq \$2, (%rdi, %rbx, 8)	
0x000050	movq \$1, 8(%rdi, %rax, 8)	←PC
0x000048		
0x000040	a[6]	
0x000038	a[5]	
0x000030	a[4]	
0x000028	a[3]	
0x000020	a[2]	
0x000018	a[1]	
0x000010	a[0]	
	Memory	-

CPU		
PC:	0x000050	
IR:	movq \$1, 8(%rdi, %rax, 8)	
RAX:	0x000001	
RBX:	0x000002	
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

0x000060		
0x000058	movq \$2, (%rdi, %rbx, 8)	
0x000050	movq \$1, 8(%rdi, %rax, 8)	←PC
0x000048		
0x000040	a[6]	
0x000038	a[5]	
0x000030	a[4]	
0x000028	a[3]	
0x000020	a[2]: 1	
0x000018	a[1]	
0x000010	a[0]	
	Memory	-

CPU ————————————————————————————————————		
PC:	0x000050	
IR:	movq \$1, 8(%rdi, %rax, 8)	
RAX:	0x000001	
RBX:	0x000002	
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

0x000060		
0x000058	movq \$2, (%rdi, %rbx, 8)	←PC
0x000050	movq \$1, 8(%rdi, %rax, 8)	
0x000048		
0x000040	a[6]	
0x000038	a[5]	
0x000030	a[4]	
0x000028	a[3]	
0x000020	a[2]: 2	
0x000018	a[1]	
0x000010	a[0]	
	Memory	-

CPU		
PC:	0x000058	
IR:	movq \$1, (%rdi, %rbx, 8)	
RAX:	0x000001	
RBX:	0x000002	
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		

mov{bwlq}

movb src, dest	Copy a byte from the source operand to the destination operand. e.g., movb %al, %bl
movw src, dest	Copy a word from the source operand to the destination operand. e.g., movw %ax, %bx
movl src, dest	Copy a long (32 bits) from the source operand to the destination operand. e.g., movl %eax, %ebx
movq src, dest	Copy a quadword from the source operand to the destination operand. e.g., movq %rax, %rbx

The lea instruction

leaq Source, Dest

 load effective address: set *Dest* to the address denoted by *Source* address mode expression

0x000060		
0x000058	movq (%rbx), %rcx	
0x000050	movq 8(%rdi), %rax	
0x000048	leaq 8(%rdi), %rbx	← PC
0x000040		
0x000038		
0x000030		ļ
0x000028		
0x000020	300	_
0x000018	200	
0x000010	100	
	Memory	

CPU		
PC:	0x000048	
IR:	leaq 8(%rdi),%rbx	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

0x000060		
0x000058	movq (%rbx), %rcx	
0x000050	movq 8(%rdi), %rax	
0x000048	leaq 8(%rdi), %rbx	← PC
0x000040		
0x000038		i i
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
	Memory	_

CPU ————————————————————————————————————		
PC:	0x000048	
IR:	leaq 8(%rdi),%rbx	
RAX:		
RBX:	0x000018	
RCX:		
RDX:		
RSI:		
RSI:	0x000010	
	0x000010	
RDI:	0x000010	

		_
0x000060		
0x000058	movq (%rbx), %rcx	
0x000050	movq 8(%rdi), %rax	← PC
0x000048	leaq 8(%rdi), %rbx	
0x000040		
0x000038		ı
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
	Memory	_

CPU ————————————————————————————————————		
PC:	0x000050	
IR:	movq 8(%rdi),%rax	
RAX:		
RBX:	0x000018	
RCX:		
DDV.		
RDX:		
RSI:		
	0x000010	
RSI:	0x000010	
RSI: RDI:	0x000010	

•		1
0x000060		
0x000058	movq (%rbx), %rcx	
0x000050	movq 8(%rdi), %rax	← PC
0x000048	leaq 8(%rdi), %rbx	
0x000040		
0x000038		ļ
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
	Memory	-

<u>CPU</u>		
PC:	0x000050	
IR:	movq 8(%rdi),%rax	
RAX:	200	
RBX:	0x000018	
RCX:		
RDX:		
RDX: RSI:		
	0x000010	
RSI:	0x000010	
RSI: RDI:	0x000010	

		_
0x000060		
0x000058	movq (%rbx), %rcx	← PC
0x000050	movq 8(%rdi), %rax	
0x000048	leaq 8(%rdi), %rbx	
0x000040		
0x000038		
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
	Memory	

CPU		
PC:	0x000058	
IR:	movq (%rbx),%rcx	
RAX:	200	
RBX:	0x000018	
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RSP:		

0x000060		
0x000058	movq (%rbx), %rcx	← PC
0x000050	movq 8(%rdi), %rax	
0x000048	leaq 8(%rdi), %rbx	
0x000040		
0x000038		£:
0x000030		I
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
	Memory	_

<u>CPU</u>		
PC:	0x000058	
IR:	movq (%rbx),%rcx	
RAX:	200	
RBX:	0x000018	
RCX:	200	
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

Other usage of leaq

Computing arithmetic expressions of the form x + k*y + d (k = 1, 2, 4, or 8)

```
long m3(long x)
{
  return x*3;
}
```

Assume %rdi has the value of x

Other usage of leaq

Computing arithmetic expressions of the form $x + k^*y + d$ (k = 1, 2, 4, or 8)

```
long m3(long x)
{
  return x*3;
}
leaq (%rdi, %rdi,2), %rax
```

Assume %rdi has the value of x

Arithmetic Expression Puzzle

Suppose %rdi, %rsi, %rax contains variable x, y, s respsectively

```
leaq (%rdi,%rsi,2), %rax
leaq (%rax,%rax,4), %rax
```



```
long f(long x, long y)
{
    long s = ??;
    return s;
}
```

Arithmetic Expression Puzzle

Suppose %rdi, %rsi, %rax contains variable x, y, s respsectively

```
leaq (%rdi,%rsi,2), %rax
leaq (%rax,%rax,4), %rax
```



```
long f(long x, long y)
{
    long s = 5(x + 2y);
    return s;
}
```

Some Arithmetic Operations

Two Operand Instructions:

addq	Src,Dest	Dest = Dest + Src
------	----------	-------------------

Also called ship

Arithmetic

Logical

Some Arithmetic Operations

One Operand Instructions

incq Dest = Dest + 1

decq Dest Dest = Dest -1

negq Dest Dest = - Dest

notq Dest = ~Dest

1		1
0x000060		
0x000058	addq %rax , 8(%rdi)	← PC
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
	Memory	-

CPU		
PC:	0x000058	
IR:	addq %rax, 8(%rdi)	
RAX:	0x000001	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

		_
0x000060		
0x000058	addq %rax, 8(%rdi)	← PC
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020	300	
0x000018	201	
0x000010	100	
	Memory	_

CPU	
PC:	0x000058
IR:	addq %rax, 8(%rdi)
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	

Some Arithmetic Operations

Two Operand Instructions:

or{bwlq} Src,Dest Dest = Dest | Src

```
add{bwlq} Src,Dest Dest = Dest + Src
sub{bwlq} Src,Dest Dest = Dest - Src
imul{bwlq}Src,Dest Dest = Dest * Src
sal{bwlq}Src,Dest Dest = Dest << Src Also called shlq
sar{bwlq} Src,Dest Dest = Dest >> Src Arithmetic
shr{bwlq} Src,Dest Dest = Dest >> Src Logical
xor{bwlq} Src,Dest Dest = Dest & Src
and{bwlq} Src,Dest Dest = Dest & Src
```

Some Arithmetic Operations

One Operand Instructions

```
inc{bwlq} Dest Dest = Dest + 1
dec{bwlq} Dest Dest = Dest - 1
neg{bwlq} Dest Dest = - Dest
not{bwlq} Dest Dest = ~Dest
```