Isolation & Virtual Memory: Concepts

Jinyang Li

based on the slides of Tiger Wang

Layered Organization

User Applications









Operating System





Software

Hardware





I/O

Isolation

User Applications









Operating System





Software


Hardware




Memory

I/O

Isolation



Isolation – Enforced separation to contain effects of failures



Isolation – Enforced separation to contain effects of failures

Process


An instance of a computer program that being executed

Program vs. Process

- Program: a passive collection of instructions
- Process: the actual execution of those instructions


Different processes have different process id

- getpid() function call returns id of current process
- Command ps: list all processes



To run a program, OS starts a process and provide services through system call (getpid(), printf()).

Our "Mental Model" of Memory System



data: 0x1

Processes share the same address space

The requirements:

- Different processes use the same address to store their local code/data.
- One process can not access another process' memory


Why

- Isolation
 - prevent process X from damaging process Y
- Security
 - prevent process X from spying on process Y
- Simplicity
 - Systems (OS/Compiler) can handle different processes with the same code. (e.t.c. linking or loading)


How

Virtual Memory

Real system – Virtual addressing



Real system – Virtual addressing



Address Translation – Strawman


MMU has a mapping table at byte granularity

Map each virtual address into a physical address

MMU

Virtual address	Physical address
0x58	0x10
0x59	0x11
	•••

mapping table



data: 0x1

Address Translation – Strawman

MMU has a mapping table at byte granularity


Map each virtual address into a physical address

MMU

Virtual address	Physical address
	•••
0x58	0x10
0x59	0x11

mapping table

What is the size of mapping table?



Address Translation – Strawman

MMU has a mapping table at byte granularity

Map each virtual address into a physical address


MMU

Virtual address	Physical address
0x58	0x10
0x59	0x11

mapping table

What is the size of mapping table?

Size of virtual address space 2⁶⁴



Observation

Both virtual memory space and physical memory space are contiguous

Build the mapping at coarse granularity


- Page: split the virtual/physical memory space into blocks with the same size.
- Page table: map the virtual pages to physical pages.

0xffffffff	: :	٠	٠	•	٠	٠	•	٠	•	
			п.			п.	•			
		п.		п.			п.	п.		
										:
0x0058	: `					Ī				ì
0x0050			٠		•	•			•	100 m
0x0048			•							
0x0040										:
0x0038	: -	•	•	•	•	•	•	•	•	
0x0030	•	٦	*	٦	4	4	٦	*	*	*
0x0030										
0x0028										1
0x0020	: -	1	-	Ī	1	7	Ī		7	
0x0018	(II -II	-	-10	-10	-	-11	-10	40	-10	TP
0.0010	· ·	•	-	-11	•	•	-11	•	-	F
0x0010										:
0x0008		•		-	•	•	-	•	-	
0x0000	a 4	•	*	*	•	*	*	•	•	
0.000			ï	·		ï	·		ï	Ž.


Virtual Memory Space (Conceptual memory space)

0x0ffff	
0x0058	
0x0050	
0x0048	
0x0040	
0x0038	
0x0030	
0x0028	
0x0020	
0x0018	
0x0010	
8000x0	
0x0000	


Physical Memory Space (real memory space) e.g. 4GB



Virtual Memory Space (Conceptual memory space)




Physical Memory Space (real memory space) e.g. 4GB




MMU

Virtual Page Number (VPN)	Physical Page Number (PPN)
VP0	PP1
VP1	PP10


Page Table




Physical Memory Space (real memory space) e.g. 4GB





Page Table



Physical Memory Space (real memory space) e.g. 4GB








Virtual Address → Physical Address

- Calculate the virtual page number
- Locate the data from the according physical page

Memory address width: 64 bits

Page size: 4 KB (2¹²)




Virtual Address → Physical Address


- Calculate the virtual page number
- Locate the data from the according physical page

Memory address width: 64 bits


Page size: 4 KB (2¹²)




Page Table



Physical Memory Space (real memory space) e.g. 4GB





Exercise

VPN	PPN
VP0	PP1
VP1	PP3
VP2	PP4
VP4	PP0
VP5	PP3
VP6	PP2

Page Table

Page size: 4KB

Address width: 64

Virtual Address	Physical Address
0x1234	
0x4321	
0x5678	
0x2222	
0x4567	
0x5234	

Exercise

VPN	PPN
VP0	PP1
VP1	PP3
VP2	PP4
VP4	PP0
VP5	PP3
VP6	PP2


Page Table

Page size: 4KB

Address width: 16

Virtual Address	Physical Address
0x1234	0x3234
0x4321	0x0321
0x5678	0x3678
0x2222	0x4222
0x4567	0x0567
0x5234	0x3234

Page table entries encode permission information



VPN	PPN
VP0	PP1
VP1	PP3
VP2	PP4
VP4	PP0
VP5	PP3
VP6	PP2


pt[0]	8-byte Page Table Entry (PTE)
pt[1]	
pt[2]	
pt[3]	
pt[4]	
pt[5]	

Conceptual Page Table

Actual Page Table

Question: how many PTEs per page? 4KB/8 = 2^12/2^3 = 2^9

What we have learnt: VM memory translation



This lecture

- Multi-level page tables
- Demand paging
- Accelerating address translation

Multi-level page tables

Problem with 1-level page table:

For 64-bit address space and 4KB page size, what is the number of page table entries required for translation?

number of bytes addressable in 64-bit address space
$$\frac{2^{64}}{2^{12}} = 2^{52} = 2^{52} = \text{# of page in 64-bit address space} \\
= \text{# of page table entries required}$$
page size

Multi-level page tables


Problem

how to reduce # of page table entries required?


Solution


- Multi-level page table
 - x86-64 supports 4-level page table


Multi-level page tables on X86_64




Multi-level page tables on X86_64








4-level page table





4-level page table


Virtual Address: 0x80801fffa8





CPU Register: CR3
























Review Virtual Address

How can each process have the same virtual address space?

- OS sets up a separate page table for each process
- When executing a process p, MMU uses p's page table to do address translation.

Virtual Address Space For Each Process



Question: why does multi-level PT save PT memory overhead?

Question: why does multi-level page table save page table size?

Answer:

- 4-level page table is not fully occupied.
- Demand paging:
 - OS constructs page table on demand


Memory Allocation (e.g., p = sbrk(8192))


User program to OS:

Declare a virtual address range from p to p + 8192 for use by the current process.

OS' actions:


Allocate the physical page and populate the page table.






1. OS adds [0x80801fffa8, 0x80801fffa8+8192) to the process' virtual address info

current process' page table



current process' page table



1. OS adds [0x80801fffa8, 0x80801fffa8+8192) to the process' virtual address info


0xfa8

Page Offset


- 2. MMU tells OS entry 1 is missing in the page at level 0. (*Page fault*)
- 3. OS constructs the mapping for the address.

 le (Page fault handler)


current process' page table (Page fault handler)




3. OS constructs the mapping for the address. (*Page fault handler*)



current process' page table




```
char *p = (char *)bsrk(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table


```
char *p = (char *)malloc(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table

2. OS constructs the mapping for the address. (*Page fault handler*)


```
char *p = (char *)sbrk(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table

3. OS tells the CPU to resume execution

```
char *p = (char *)sbrk(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table

4. MMU translates the address again and access the physical memory.

Questions

What is the minimal page table size on 64 bit machine?

4 pages

Given the minimal page table, how many physical pages it can refer to?

$$\frac{2^{12}}{2^3} \qquad \begin{array}{c} \text{page size} \\ \text{size of each page table entry} \end{array}$$

Understanding Seg Fault

- Where does segmentation fault come from?
- Address translation fails due to 2 reasons
 - MMU reads a missing page table entry (PTE)
 - PTE's present bit is unset
 - MMU reads a PTE with wrong permission for the access
 - write bit is unset for a write access
 - OS bit is set for user program access
- MMU generates "page fault", to be handled by OS
- OS either fixes the problem (e.g. demand paging) or aborts process with "segmentation fault"

Memory Access Cost


Memory access latency

- 100 ns
- − 160 ~ 200 CPU cycles


Instructions that do not involve memory access can execute very quickly:

– Instructions per CPU cycle >= 1

Address translation is potentially very costly




Address translation is potentially very costly



Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers




- Calculate VPN
 - a. VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit, PA = TLB[Index].PPN + Offset
 - a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers
 Calculate VPN



- - a VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit,

a. On TLB miss


Go though page table to get PPN Buffer the result in TLB

Example:

- VPN = 0x1234 >> 12 = 0x1
- TLB Index = 0x1 % 4 = 1
- Check TLB[1].VPN which is VP1
- On TLB hit, PA = 0x234 + PP3 = 0x3234

Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers
 Calculate VPN



2. Check TLB

- a. Index = VPN % 4
- b. Check if TLB[Index].VPN == VPN
- c. On TLB hit,

a. On TLB miss


Go though page table to get PPN Buffer the result in TLB

Example:

- 1. VPN = 0x2234 >> 12 = 0x2
- TLB Index = 0x2 % 4 = 2
- Check TLB[2]. VPN which is Empty
- Go through the page table

Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers
 Calculate VPN



2. Check TLB

- a. Index = VPN % 4
- b. Check if TLB[Index].VPN == VPN
- c. On TLB hit,

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Example:

- 1. VPN = 0x2234 >> 12 = 0x2
- TLB Index = 0x2 % 4 = 2
- Check TLB[2]. VPN which is Empty
- Go through the page table
- Buffer the result in TLB

Latency


Memory access

Hundreds of CPU cycles

TLB access


Only a couple of CPU cycles

Summary




Recall the graph of a program's memory layout

Answer: This is the virtual memory space of single process.



 0×400000

More on TLBs



- 1. Calculate VPN
 - a. VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit,


PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

TLB: access 0x1234, TLB Miss




- Calculate VPN
 - a. VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit,
 - PA = TLB[Index].PPN + Offset
 - a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

TLB:

access 0x1234, TLB Miss, cache VP1<->PP3



- Calculate VPN
 - a. VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit,

PA = TLB[Index].PPN + Offset


a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

TLB:

access **0x1234**, TLB Miss, cache VP1<->PP3 access **0x5234**, TLB Miss, evict VP1<->PP3, cache VP5<->PP8



- Calculate VPN
 - a. VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit,

PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB


Both 0x1234 and 0x5234 go to the entry 1

TLB:

access 0x1234, TLB Miss, cache VP1<->PP3

access 0x5234, TLB Miss, evict VP1<->PP3, cache VP5<->PP8

access 0x1234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3



- 1. Calculate VPN
 - a. VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit,

PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

TLB:


access 0x1234, TLB Miss, cache VP1<->PP3

access 0x5234, TLB Miss, evict VP1<->PP3, cache VP5<->PP8

access 0x1234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3

access 0x5234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3

TLB eviction due to conflict!



- Calculate VPN
 - a. VPN = VA >> 12
- 2. Check TLB
 - a. Index = VPN % 4
 - b. Check if TLB[Index].VPN == VPN
 - c. On TLB hit,

PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

TLB:

access 0x1234, TLB Miss, cache VP1<->PP3


access 0x5234, TLB Miss, evict VP1<->PP3, cache VP5<->PP8

access 0x1234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3


access 0x5234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3

TLB eviction due to conflict! → Multi-set associative TLB


Multi-set associative TLB



Multi-set associative TLB




Multi-set associative TLB



```
→ access 0x11234, TLB Miss
  access 0x21234
  access 0x11234
  access 0x21234
                                                         Page Offset
                Tag
                                         Set Index
63
                                                   12 11
                 0x1
                                            0x1
                                                            0x234
         Set 0
                                                             Tag
                                 Tag
         Set 1
                                 Tag
                                               Tag
        Set 15
                        PPN
                                                             Tag
                         TLB (16 sets, 4 way associative)
```


→ access 0x11234, TLB Miss, cache the translation result access 0x21234 access 0x11234 access 0x21234
Tag
Set Index



```
access 0x11234, TLB Miss, cache the translation result
→ access 0x21234, TLB Miss,
 access 0x11234
 access 0x21234
                Tag
                                                         Page Offset
                                        Set Index
63
                                                  12 11
                 0x2
                                                            0x234
                                            0x1
        Set 0
                                               Tag
                                                             Tag
                                 Tag
        Set 1
                                               Tag
       Set 15
                        PPN
                                                             Tag
                        TLB (16 sets, 4 way associative)
```


access 0x11234, TLB Miss, cache the translation result

→ access 0x21234, TLB Miss, cache the translation result
access 0x11234
access 0x21234



access 0x11234, TLB Miss, cache the translation result

→ access 0x21234, TLB Miss, cache the translation result
access 0x11234
access 0x21234



access 0x11234, TLB Miss, cache the translation result access 0x21234, TLB Miss, cache the translation result access 0x11234, TLB Hit access 0x21234, TLB Hit

