

Computer Assignment #1

Computer Architecture

Seyyed Sina Alizadeh Tabatabai - 810101477

Majid Sadeghinezhad Saryazdi - 810101459

Fall 2024

Prof.: Dr.Safari




Abstract

The Goal for this project is designing hardware for solving the famous eight queens problem. The "Safety Check" module is designed to get the coordinates of two cells, check if two queens positioned in the said cells threaten each other, and give the "threat" signal as the output. This process is done for every cell that belongs to previous columns. The cell is considered unsafe the moment a threat arises, and it is considered safe if none of the previously positioned queens threaten the cell. If none of the rows in a column are safe, the hardware backtracks to change the position of the queen placed in the previous column. This whole process gets done until the position of the last column's queen is determined. "done" signal becomes one after this step and the board contents are displayed column by column on the output (in the format 8'b00001000 where 1 is the position of the queen in the column) in eight clock cycles.


Data Path and Controller Design

- Data Path
- Needed Components:

- U/D Counter



- 8x8 Register




- Encoder




- Decoder



- Safety Check Module



- Data Path:



- Controller


- State Transition Signals:

- start
- test_cout
- threat
- col_cout
- row_cout
- row_load_cout
- col_back_out

- Signals Changed in States:

- o rst
- o reg_rst
- o test_ld
- o reg_ld
- o col_en
- o row_rst
- o UD
- o col_rst
- o reg_sel
- o done
- o no_answer
- o row_ld
- o test_en
- o row_en

- FSM:



System Verilog Code

- Controller's Always Blocks:

```
21 module controller(clk, start, rst, col_cout, row_cout, test_cout, row_load_cout, col_back_cout, threat, col_en,
22
23
24
25     input clk;
26     input start, rst;
27     input col_cout, row_cout, test_cout, row_load_cout, col_back_cout;
28     input threat;
29
30     output reg col_en, row_en, test_en ;
31     output reg col_rst, row_rst, test_rst, reg_rst, st_rst ;
32     output reg row_ld, test_ld, reg_ld, push, pop ;
33     output reg UpDown, reg_sel ;
34     output reg done, no_answer;
35
36     reg [4:0] ps, ns;
37
38     always @(posedge clk)
39     if(rst)
40         ps <- `S0;
41     else
42         ps <- ns;
43
44     always @(ps or start or col_cout or row_cout or test_cout or threat)
45     begin
46         case (ps)
47             `S0: ns = start ? `S1 : `S0;
48             `S1: ns = `S2 ;
49             `S2: ns = `S3 ;
50             `S3: ns = `S4 ;
51             `S4: ns = test_cout ? `S5 : (threat ? `S8 : `S7) ;
52             `S5: ns = `S14 ;
53             `S6: ns = `S4 ;
54             `S7: ns = `S6 ;
55             `S8: ns = `S9 ;
56             `S9: ns = row_cout ? `S10 : `S4 ;
57             `S10: ns = col_back_cout ? `S18 : `S11 ;
58             `S11: ns = `S12 ;
59             `S12: ns = row_load_cout ? `S10 : `S2 ;
60             `S13: ns = `S17 ;
61             `S14: ns = `S16 ;
62             `S15: ns = col_cout ? `S0 : `S15 ;
63             `S16: ns = col_cout ? `S13 : `S2 ;
64             `S17: ns = `S15 ;
65             `S18: ns = `S18 ;
66             default: ns = `S0 ;
67         endcase
68     end
69
70     always @(ps)
71     begin
72         {col_en, row_en, test_en} = 3'b000 ;
73         {col_rst, row_rst, test_rst, reg_rst, st_rst} = 5'b00000 ;
74         {row_ld, test_ld, reg_ld, push, pop} = 5'b00000 ;
75         {UpDown, reg_sel, done, no_answer} = 4'b0000 ;
76
77         case (ps)
78             `S1: {col_rst, row_rst, test_rst, reg_rst, st_rst} = 5'b11111 ;
79             `S2: test_ld = 1'b1 ;
80             `S5: {reg_ld, push} = 2'b11 ;
81             `S7: test_en = 1'b1 ;
82             `S8: {row_en, test_ld} = 2'b11 ;
83             `S10: col_en = 1'b1 ;
84             `S11: pop = 1'b1 ;
85             `S12: row_ld = 1'b1 ;
86             `S13: {col_rst, reg_sel, UpDown} = 3'b111 ;
87             `S14: {col_en, row_rst, UpDown} = 3'b111 ;
88             `S15: {reg_sel, col_en, UpDown} = 3'b111 ;
89             `S17: {reg_sel, col_en, UpDown, done} = 4'b1111 ;
90             `S18: no_answer = 1'b1 ;
91             default: done = 1'b0 ;
92         endcase
93     end
94 end
95 endmodule
```

- Data_Path's Code:


```

1  `timescale 1ns/1ns
2  module data_path(clk, col_en, row_en, test_en, col_rst, row_rst, test_rst, reg_rst, st_rst,
3      row_ld, test_ld, reg_ld, push, pop, UpDown, reg_sel, col_cout, row_cout, test_cout,
4      row_load_cout, col_back_cout, threat, reg_out);
5
6      input clk;
7
8      input col_en, row_en, test_en ;
9      input col_rst, row_rst, test_rst, reg_rst, st_rst ;
10     input row_ld, test_ld, reg_ld, push, pop ;
11     input UpDown, reg_sel ;
12
13     output col_cout, row_cout, test_cout, row_load_cout, col_back_cout;
14     output threat;
15     output[7:0] reg_out ;
16
17     wire[2:0] col,row,test ;
18     wire[2:0] row_Load, test_Load ;
19     wire[2:0] read_reg_sel ;
20     wire[2:0] decoded, stack_out ;
21
22     wire[7:0] encoded ;
23     wire dummy ;
24
25     U_D_counter col_Counter(col_en, UpDown, col_rst, 1'b0, 3'bzzz, clk, col, col_cout);
26     U_D_counter row_Counter(row_en, 1'b1, row_rst, row_ld, row_Load, clk, row, row_cout);
27     U_D_counter test_Counter(test_en, 1'b0, test_rst, test_ld, test_Load, clk, test, dummy);
28
29     assign {row_load_cout, row_Load} = stack_out + 3'b001 ;
30     assign test_Load = col - 3'b001 ;
31     assign test_cout = &test ;
32     assign col_back_cout = ~|col ;
33
34     safety_check threat_checker(row, col, decoded, test, threat);
35
36     decoder8to3 Decoder(reg_out ,decoded);
37     encoder3to8 Encoder(row,encoded);
38
39     block_register board(read_reg_sel, col, reg_ld, encoded, reg_rst, clk, reg_out);
40     //stack_3bit(a_rst, push, pop, Load, out, clk)
41     stack_3bit stack(st_rst, push, pop, row, stack_out, clk);
42
43     assign read_reg_sel = (reg_sel) ? (col) : (test) ;
44
45 endmodule


```

Results

- Threat Detection Example In Waveform




- Backtrack Example In Waveform




In this part of the waveform, we can see the transition S4->S8->S9->S10>S11->S12->S10->S11->S12->S2 and the change in the corresponding signals in the same way designed in the FSM.

- Done Signal



- Output



which translates into:

