
CprE 381 – Computer Organization and Assembly-Level Programming

Proj-A Report

Lab Partners	Max Solaro				
	Yuin Ng				
Section / Lab Time	Wednesdays 4				

Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the Proj-A instructions for the context of the following questions.


- a. [Part 0] With your project group members, create a list of best practices / tips for designing, compiling, and testing VHDL modules based on your experiences so far with these labs, both working individually and as a group.
 - Test benches are good for testing expected outputs.
 - For conceptualizing microarchitecture drawing out the schematics is helpful.
- b. [Part 1 (a)] Draw a schematic for a 1-bit ALU that supports the following operations: add/sub (both signed and unsigned), slt, and, or, xor, nand, and nor. What are the inputs and outputs that are needed?




c. [Part 1 (b)] In your project writeup, describe your design in terms of the VHDL coding style you chose and the control signals that are required.

We did a dataflow style vhdl. The alu needs 2 1 bit input signals, a 4 bit control signal and a one bit output. For the add and subtract we will need a carryout and an overflow.

d. [Part 1 (c)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.



Commands: "000" → add shown
"001" → sub shown
"010" → and shown
"011" → or shown
"100" → nand shown
"101" → nor
"110" → xor
"111" → slt




This wave form shows the nor xor and slt.

e. [Part 2 (a)] Draw a simplified schematic for this 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?

Zero can be calculated by hard wiring an input, branching it, send one end through a not gate,


then both ends into an and gate. Or branch an input, send both ends through an xor.



f. [Part 2 (b)] In your writeup, describe what challenges (if any) you faced in implementing this module.

The biggest challenge we face was adding and subtracting two logic vectors. We didn't end up implementing a previously built add/sub unit and instead wrote it using dataflow.

g. [Part 2 (c)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.



h. [Part 3 (a)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

Shift right logical and shift right arithmetic are very similar. The only difference is if you are doing an arithmetic shift, you must consider the sign of the number. This is determined by the most significant bit, if it is a 1, then the number is negative and must be extended by its sign. Shift left logical does not have a corresponding shift left arithmetic because regardless of the most significant bit, the shift will be the same.


i. [Part 3 (b)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

All of our shifting is done very similarly. We implemented something similar to a barrel shifter. This means we have 5 muxes, each mux takes 2 32bit inputs. The first mux shifts one input by 1 bit and leaves the other the same. Then according to the 5 bit shamt input, it outputs either the shifted input or the original. The second mux acts almost the same way but it shifts one input by 2. The third mux shifts by 4 and the fourth by 8. Lastly the 5th mux shifts one input by 16. When dealing with arithmetic vs logical right shifting, we check the most significant bit and extend the shifted value by that bit.


j. [Part 3 (c)] In your writeup, explain how the right barrel shifter from part b) can be enhanced to also support left shifting operations.

The switch between right shifting and left shifting is trivial. Instead of cutting off the beginning and filling in at the end, you just cut off at the end and fill in at the beginning.


k. [Part 3 (d)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.



This waveform shows a shift left logical implementation. You can see the input being shifted left and being filled in at the end with zeros.




Next we look at a shift right logical. You can tell this is a logical shift because regardless of most significant bit, the output is extended with zeros.



Lastly we have a shift right arithmetic. You can see the input being shifted to the right and being filled in with either ones or zeros depending on the most significant bit.

l. [Part 4(b)] Justify why your test plan is comprehensive. Include waveforms that demonstrate your test program is functioning.



There is a lot going on in this waveform but everything works as expected. So shiftcontrol determines what the output is. If shift control is 0 then the output defers to the alu output. If shiftcontrol is 01 then a srl is performed. "10" == sll, "11" == sra. If shift control is 00 the alu outputs. The alu takes its opcode from the alucontrol signal. This wave form tested an opcode of 4 and 5 which correspond to nand and nor respectively.

- m. [Part 5(c) BONUS] Justify why your test plan is comprehensive. Include waveforms that demonstrate your test program is functioning.
- n. [Feedback] You must complete this section for your lab to be graded. Please complete each column **separately** for each team member; I expect it to take roughly 10 minutes (do not take more than 20 minutes).
 - i. How many hours did you spend on this lab?

Task	During lab time			Outside of lab time		
Team Initials	ms			ms		
Reading lab				30		
Pencil/paper design				30		
VHDL design	2 hr			2 hr		
Assembly coding	0					
Simulation	1 hr					
Debugging	1 hr					
Report writing				1hr		
Other:			·			
Total	4		·	4		

- ii. If you could change one thing about the lab experience, what would it be? Why? This whole lab was pretty good I don't think I'd change anything.
- iii. What was the most interesting part of the lab?

I enjoyed making the shifting units. I thought it was pretty interesting.