Orchestrating a brighter world



SX-Aurora TSUBASA

Introduction of SX-Aurora TSUBASA and its programming models

All models are available now

Supercomputer Model

- For large scale configuration
- DLC with 40°C water

Rack Mount Model

- Flexible configuration
- Air Cooled

Tower Model

- ■For developer/programmer
- ■Tower implementation



Supercomputer model becomes available SX-Aurora TSUBASA

64 Vector Engines cooled by DLC are put into a rack



Direct liquid cooling



40°C water

The high end VE card is available by this DLC super computer

\Orchestrating a brighter world

SX-Aurora TSUBASA

Design Concept



Memory Bandwidth

- √ 1.22TB/s per processor
- √ 78.64TB/s per rack




Easy to Use

- √ x86/Linux open environment
- √ Fortran/C/C++ standard programming
- ✓ Automatic vectorization by NEC compiler




Flexible and Scalable


- **✓ From Tower to Supercomputer model**
- ✓ InfiniBand interconnect for MPI



Architecture


Vector processor and HBM2 memory are implemented into **Vector Engine**





Vector processor 8 cores

 $HBM2 \times 6$ 48GB 1.22TB/s





one instruction controls operations for 256 elements

Performance

STREAM: Industry leading memory access performance and efficiency

Himeno benchmark: Competitive performance and efficiency





- The STREAM benchmark is a benchmark designed to measure the sustainable memory bandwidth.
- The Himeno benchmark is a linear solver of pressure Poisson using a point-Jacobi method and known to be highly memory intensive and bound by memory bandwidth.

How to use SX-Aurora TSUBASA

Just coding standard C/C++/Fortran program

Step1: Coding

```
$ cat test.c
#include <stdio.h>
int main() {
    double a[1000], b[1000], c[1000];
    int i:
    for(i=0; i<1000; ++i){
        a[i] = b[i] + c[i];
    printf("Hello, Aurora!\n");
    return 0:
```

✓ Standard C/C++/Fortran language

- ✓ Standard library functions printf(), fread() malloc(), mmap() socket(), etc
- ✓ Transparent access to x86 file system

Step2: Compilation

```
$ ncc test.c
ncc: vec( 101): test v.c, line 5: Vectorized loop.
```


Step3: Execution

```
$ ./a.out
Hello, Aurora!
```

- ✓ NEC compiler automatically vectorize loops in a program
- ✓ The program is loaded into Vector Engine and executed transparently

How a program is executed

Vector engine executes an entire VE program




- 1. VEOS loads an VE program into vector engine
- 2. Vector engine executes the entire VE program
- 3. VEOS handles system call requests from the VE program
 For example: read(), write(), mmap()

Parallelization


VE program can be parallelized to get results fast

Single VE



- ✓ Automatic parallelization by compiler
- ✓ OpenMP
- ✓ Pthread


Multiple VEs



✓ MPI RDMA supported

Using vector engines as accelerators

x86 program can offload heavy workload to VE



x86 program can call a function in VE library using "VE offloading" API

The tutorial and API reference are available on github


https://veos-sxarr-nec.github.io/veoffload/

x86 node Vector Engine

Anyone can implement middleware such as python binding, heterogeneous computing framework

Offloading from VE to x86

VE program can offload pre/post operation to x86



VE program can call a function in a x86 library using "VH call" API

The tutorial and API reference are available on github.

https://veos-sxarr-nec.github.io/libsysve/

x86 node Vector Engine

Your existing library can be called at x86 node

Conclusion



The super computer model with DLC becomes available

40℃ hot water cooling

Standard programming model

- Fortran/C/C++ language
- Automatic vectorization

Offloading programming models

- Using VEs as Accelerators
- Offloading from VE to x86

Utilize the performance of SX-Aurora TSUBASA!

\Orchestrating a brighter world



© 2018 NEC Corporation. All rights reserved. Specifications are subject to change without notice. NEC is a registered trademark of NEC Corporation. Intel and Xeon are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Linux is a trademark or registered trademark of Linus Torvalds in the United States of America and other countries. PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. InfiniBand is a trademark and service mark of the InfiniBand Trade Association. All other trademarks mentioned here are the properties of their respective owners.