

ARTICLE TYPE

Prefetcher’s Impact Over Parallel Architecture Simulation

ValÃria S. Girelli* | Francis B. Moreira | Matheus S. Serpa | Philippe O. A. Navaux

¹Informatics Institute, Federal University of Rio Grande do Sul, Porto Alegre - RS, Brazil

Correspondence
*Email: vsgirelli@inf.ufrgs.br

Present Address
This is sample for present address text this is sample for present address text

Summary
In computer architecture research, the use of simulators is predominant. There are diverse approaches and implementations of modern simulators. However, validation studies lack a detailed analysis of parallel behavior in high-performance architecture simulators. We could observe that, due to the lack of prefetching simulation, the memory hierarchy statistics are inaccurate. Thereby, this study analyzes the impact of the prefetcher in the parallel simulation methodology used by ZSim.

KEYWORDS:
computer architecture, parallel architecture, prefetcher, architecture simulation,

1 | INTRODUCTION

2 | THOUGHTS

We already observed the impact in the simulation accuracy when the prefetcher is not modeled by the simulator. Zsim registers a high number of LLC accesses that would be prevented by the prefetcher, similar to the results observed in the real execution with the prefetcher disabled. However, in a simulator that do model the prefetcher, how accurate its implementation is? In order to be able to determine this accuracy, we must at first understand how we can quantify it. Accuracy is defined by which parameters? Number of LLC accesses? And what about the cache pollution? And the usefulness of the prefetched lines?

Since both L1 and L2 data prefetchers impact in the number of requests that reach the uncore, they were both disabled for the real executions without the prefetcher.

Something that we must ensure is to test with applications with a bigger input size and different communication patterns (preferably more heterogeneous applications). Shall we consider different prefetchers in the real executions? For example, different prefetchers in different cache levels? If so, is that an option also in the simulators? If it is, then shall we perform a comparison among the accuracy of the different possible configurations?

I’m a figure above the caption

FIGURE 1 This is the sample figure caption

TABLE 1 This is the sample table caption

I’m a table below the caption

3 | FOURTH PROBLEM

There are multiple problems in the WileyNJD-AMA.bst macros for formatting bibliographic entries. Specifically, fields within entries are missing, as is space between fields, possibly in an attempt to shorten the length of the bibliographic entries.

Here is an exhaustive list of all fields for all bibliography entries.

article[?], book[?], booklet[?], inbook[?], incollection[?], inproceedings[?], manual[?], mastersthesis[?], misc[?], phdthesis[?], proceedings[?], techreport[?], unpublished[?]

Looking at the references below, there are multiple fields missing from the bibliographic entries, there are spaces before periods, and there are fields run together, etc.

ACKNOWLEDGEMENTS

The author(s) disclosed receipt of the following financial support for the research, authorship, and/or publication of this article: The authors thank the anonymous reviewers for their useful comments and feedback. This work was supported in part by Petrobras, under project 2016 / 00133-9. Experiments presented in this paper were carried out using the Grid'5000 experimental testbed, being developed under the INRIA ALADDIN development action with support from CNRS, RENATER and several Universities as well as other funding bodies (see <https://www.grid5000.fr>).

