Hardware Validation of the Infinite Lineage Protocol: Pre-Registered Simulation Study with ibm_sherbrooke-Corrected Decoherence Model and Revised Success Criteria

Kevin Monette

Independent Researcher • mssinternetmarketing@gmail.com • March 25, 2026

Abstract

We present the hardware-corrected pre-registration simulation study for Paper XVI, which will validate the PEIG Infinite Lineage Protocol (ILP) on IBM Quantum hardware. Three corrections derived from our companion lambda-mixing hardware experiment (ibm_sherbrooke, Eagle r3) are applied to the Paper XV hardware plan: (C1) the BCP gate U = alpha*CNOT + (1-alpha)*I4 is non-unitary and has no unitary decomposition; correct hardware implementation is probabilistic circuit selection (with probability alpha: apply CNOT; otherwise: identity), validated at R^2=0.9999 on ibm_sherbrooke; (C2) T2* degradation applies per circuit instance, not cumulatively across shots — a depth-4 ILP circuit has 5 CNOTs and effective T2* = 25.5 µs, well within the measurable window; dominant error source is CNOT gate infidelity (0.99^5 = 0.951), not T2*; (C3) the absolute PCM success criterion (|PCM_hw - PCM_sim| < 0.05) is incorrect because hardware visibility A0 = 0.7858 suppresses absolute PCM by ~0.62× independent of ILP depth; correct criterion is relative restoration ratio PCM_hw(depth=N) / PCM_hw(depth=0) > 1.10×. Five simulations (SIM-1 through SIM-5) implement all corrections. SIM-3 finds the restoration pattern detectable at all depths with ratios 1.00×, 1.12×, 1.11×, 1.09×, 1.08× at depths 0-4. SIM-4 identifies hardware-optimal coupling alpha = 0.40 (vs simulation optimum 0.367), a pre-registered prediction testable on hardware. SIM-5 predicts SNR ≥ 39 at all depths on ibm_sherbrooke. The pre-registered success criterion is: PCM_hw(depth=2)/PCM_hw(depth=0) > 1.10×, significant at p < 0.05, with all depths showing |PCM_hw| > 0.05. Predicted restoration ratio at depth-4: 2.46×.

1. Introduction

Paper XV closed the PEIG simulation arc by demonstrating that Globe + Co-Rotating + ILP achieves 12/12 unique phases and 90% high-PCM fraction simultaneously at lineage depth 4. Paper XVI is the hardware validation: does PCM restoration via ILP lineage depth survive real quantum hardware noise?

Before running hardware experiments, the paper XV hardware plan required three corrections identified from our companion lambda-mixing experiment on ibm_sherbrooke. That experiment, validating coherence control via classical mixing on a 127-qubit IBM Eagle r3 processor, provided three critical hardware characterizations: (1) the BCP probabilistic implementation is validated at R^2=0.9999; (2) the per-circuit decoherence budget is quantified at 0.00363 µs■¹ per CNOT; (3) hardware visibility A0 = 0.7858 provides the baseline for success criterion calibration.

This paper is the pre-registration document. All predictions are made prior to hardware runs. Section 2 details the three corrections. Sections 3-7 report SIM-1 through SIM-5. Section 8 specifies the pre-registered hardware protocol. Section 9 states limitations.

2. Three Corrections from Lambda-Mixing Hardware Data

2.1 C1 — BCP Gate Implementation

The Paper XV plan stated: 'BCP decomposition: CNOT + RZ(phi) + RY(theta).' This is incorrect. U = alpha*CNOT + (1-alpha)*I4 is a convex combination of two unitaries, not itself unitary ($U^\dagger U \neq I4$ for alpha in (0,1)). No unitary decomposition exists.

The correct implementation is probabilistic circuit selection: with probability alpha, apply the CNOT gate; with probability 1-alpha, apply identity (i.e. the qubit pair does not interact this step). This is exactly the lambda-mixing protocol: the quantum circuit is selected probabilistically per shot, and the mixed density matrix is recovered by averaging over shots. The lambda-mixing paper validated this protocol on ibm_sherbrooke with $R^2 = 0.9999$, $chi^2/dof = 0.031$.

2.2 C2 — Decoherence Model

The Paper XV plan applied T2* degradation cumulatively across all BCP steps. This misunderstands the hardware noise model. T2* degradation is a property of a single circuit instance: each qubit begins a shot at full coherence and decoheres over the duration of that circuit. Across shots, each qubit is re-initialized fresh.

A depth-N ILP circuit contains (N+1) CNOT gates: one for Bell state preparation plus N extension events. From the lambda-mixing measurement (0.00363 µs■[1] per CNOT, T2* baseline 47.4 µs), the effective T2* for each depth is:

ILP depth	CNOTs	T2* effective (µs)	Gate fidelity	Status
0	1	40.4	0.9900	viable
1	2	35.3	0.9801	viable
2	3	31.3	0.9703	viable
3	4	28.1	0.9606	viable
4	5	25.5	0.9510	viable

All five depths are viable. The dominant error source is CNOT gate infidelity ($0.99^5 = 0.951$ at depth-4), not T2* decoherence.

2.3 C3 — Success Criterion

The Paper XV criterion (|PCM_hw - PCM_sim| < 0.05) is wrong. The lambda-mixing paper shows hardware visibility A0 = 0.7858 at lambda=0 — hardware PCM is suppressed by $\sim A0^2 = 0.617\times$ relative to simulation regardless of ILP depth. This suppression is a hardware property, not a failure of ILP.

The correct criterion is relative restoration: does PCM_hw(depth=N) / PCM_hw(depth=0) increase monotonically? This quantity is independent of absolute visibility and directly measures whether ILP is restoring PCM above the hardware noise floor.

Finding. Three corrections applied: (C1) BCP = probabilistic circuit selection, validated at R^2=0.9999; (C2) T2* per circuit, not cumulative — all depths viable; (C3) relative ratio is the correct success criterion, not absolute PCM match.



Figure 1. C1 validation. Left: probabilistic BCP converges to ideal BCP in expectation (SIM-1, delta < 0.03 at all steps). Centre: lambda-mixing hardware data showing A_norm = 1-lambda with R^2=0.9999 — the probabilistic circuit selection is validated. Right: T2 flat across all lambda values (mean 47.4 µs), confirming rate-amplitude decoupling.*

3. SIM-1: Probabilistic vs Ideal BCP Convergence

SIM-1 runs 500 BCP steps in two modes: (1) ideal analytical BCP and (2) probabilistic circuit selection. Three seeds. Metric: mean PCM over all nodes.

Step	PCM ideal	PCM prob (mean)	std	Delta
0	0.0000	0.0000	0.0000	0.0000
50	-0.4795	-0.4514	0.0397	0.0281
100	-0.5010	-0.4928	0.0135	0.0082
200	-0.4829	-0.4952	0.0096	0.0123
300	-0.4800	-0.4721	0.0323	0.0079
500	-0.5022	-0.4764	0.0307	0.0258

Finding. Probabilistic BCP converges to ideal in expectation (delta < 0.03). Shot-to-shot std ~0.021 requires ~2274 shots to resolve ±0.01 PCM. The hardware paper's 8,192 shots provides 3.6× more than required.

4. SIM-2: Noise-Corrected ILP at ibm_sherbrooke Parameters

SIM-2 applies Lindblad noise channels at ibm_sherbrooke parameters (T1=120 µs, T2=65 µs, two-qubit depolarizing p=0.002) at each BCP step. Globe topology, co-rotating frame, extensions at steps 100 and 300 (depth 2). Five seeds.

Step	Depth	PCM_all	High-PCM	PCM_hw pred	T2*(µs)	Unique A
0	0	0.0000	0.417	0.0000	40.4	12
50	0	0.0000	0.450	0.0000	40.4	12
100	0	0.0000	0.467	0.0000	40.4	12
200	1	0.0000	0.742	-0.1238	35.3	12
300	1	0.0000	0.717	-0.1238	35.3	12
400	2	0.0000	0.822	-0.1897	31.3	12
500	2	0.0000	0.828	-0.1897	31.3	12

Finding. Noise-corrected ILP at ibm_sherbrooke parameters. PCM_all = 0 for live qubits under co-rotating correction (expected — co-rotation pushes A qubits off-equatorial). Hardware-predicted PCM from frozen chain grows from 0 at depth-0 to -0.190 at depth-2. Phase diversity (unique A = 12) maintained throughout.



Figure 2. C2 decoherence budget. Left: effective T2 per ILP depth — all viable (>25 μs). Centre: cumulative gate fidelity (0.99^(N+1)) — 95% at depth-4. Right: expected hardware amplitude A(depth) — varies only 3.4% across all depths.*

5. SIM-3: PCM Restoration Pattern — Relative Improvement

SIM-3 measures PCM restoration ratios using the corrected criterion. 400 steps, extensions at [100,200,300,350]. Ten seeds. Ratio = PCM_hw(depth=N) / PCM_hw(depth=0).

Depth	PCM_sim	PCM_hw	Ratio (sim)	Ratio (hw)
0	-0.4438	-0.3453	1.000	1.000
1	-0.5006	-0.3856	1.128	1.117
2	-0.5021	-0.3828	1.131	1.109
3	-0.4965	-0.3748	1.119	1.086
4	-0.4991	-0.3729	1.125	1.080

Finding. PCM restoration detectable at all depths. Ratios: d=0: 1.000×, d=1: 1.117×, d=2: 1.109×, d=3: 1.086×, d=4: 1.080×. All depths show |PCM_hw| > 0.05. Note: strict monotonicity from d=1 to d=4 is not confirmed — the plateau between depths 2-4 reflects PCM saturation near the equatorial floor. The pre-registered criterion (d=2 > d=0 by >1.10×) is met.



Figure 3. C3 corrected criterion. Left: absolute PCM values — simulation vs hardware prediction, showing ~0.62× suppression from A0. Centre: relative restoration ratios — the correct metric, showing clear improvement above the depth-0 baseline. Right: SNR at all depths, all above 39 (well above 3-sigma threshold).

6. SIM-4: Alpha Optimization Under Hardware Noise

The series predicts hardware-optimal alpha will differ from the simulation optimum alpha = 0.367. SIM-4 sweeps alpha from 0.20 to 0.60 under ibm_sherbrooke noise parameters, measuring PCM_hw at depth-1. This is a pre-registered prediction.

Finding. Hardware-optimal alpha = 0.4 (vs simulation optimum 0.367). Deviation +0.033 — slightly higher coupling needed to overcome decoherence, consistent with the theoretical prediction that hardware noise shifts the optimal coupling toward more aggressive entangling. This is a falsifiable pre-registered prediction: if ibm_sherbrooke finds alpha_optimal near 0.4, it is independent confirmation; if it differs, it measures where the noise model diverges from device behavior.

7. SIM-5: Hardware Prediction Table

Complete hardware prediction for all five ILP depths, including T2* budget, gate fidelity, hardware-predicted PCM, SNR, and circuit specifications.

Depth	CNOTs	T2*(μs)	PCM_sim	PCM_hw	SNR	Viable
d=0	1	40.4	-0.1760	-0.1369	39	YES
d=1	2	35.3	-0.3550	-0.2734	78	YES
d=2	3	31.3	-0.4150	-0.3164	91	YES
d=3	4	28.1	-0.4400	-0.3321	95	YES
d=4	5	25.5	-0.4500	-0.3363	96	YES

Finding. All five depths viable on ibm_sherbrooke. SNR range: 39 to 96. Predicted restoration ratio depth-4 / depth-0: 2.46×. PCM_hw(depth=4) = -0.336 — detectable 96 standard deviations above noise floor. 50 total circuit instances (5 depths × 10 repetitions) at 8,192 shots each.



Figure 4. Left: SIM-4 alpha optimization — hardware optimum at alpha=0.40 vs simulation optimum at 0.367. Centre: simulation vs hardware-predicted PCM by depth. Right: predicted restoration ratio by depth — all above 1.00×, depth-4 at 2.46×.

8. Pre-Registered Hardware Protocol

8.1 Circuit Specification

The ILP circuit for depth N consists of: (1) Bell state preparation: H on qubit 0, CNOT on qubits 0-1; (2) N probabilistic BCP extension events: with prob 0.40 apply CNOT (revised alpha), with prob 0.60 apply identity; (3) measurement in the X basis. PCM is estimated from the off-diagonal coherence of the measured density matrix.

8.2 Experimental Parameters

Parameter	Value
Backend	ibm_sherbrooke (Eagle r3) or ibm_brisbane
Qubit pair	Highest-connectivity adjacent pair
Shots	8,192 per circuit instance
Repetitions	10 per depth point
Depths	0, 1, 2, 3, 4 (5 points)
Total circuits	50 instances
BCP alpha (revised)	0.40 (SIM-4 hardware optimum)
BCP implementation	Probabilistic circuit selection
Error mitigation	None (raw counts, matching lambda-mixing paper)

Preregistration	Filed prior to hardware access

8.3 Pre-Registered Success Criteria

Criterion	Threshold	Test	Justification
PRIMARY	Ratio(d=2)/Ratio(d=0) > 1.10×	Paired t-test, $p < 0.05$	C3 correction: relative metric
SECONDARY	Monotonic increase d=0 to d=2	Spearman rho > 0	PCM restoration pattern
TERTIARY	|PCM_hw| > 0.05 at all depths	Comparison to noise floor	Detection above threshold
NULL CONTROL	Z-basis shows no depth trend	$R^2 < 0.2$	Mirrors lambda-mixing paper

Finding. Failure mode: if PRIMARY criterion is not met, the most likely explanations are (a) PCM is too sensitive to coherence suppression from co-rotating correction to survive hardware noise, or (b) the noise model underestimates two-qubit error rates for this specific qubit pair. Both are informative outcomes.



Three corrections from λ-mixing hardware paper

Component	Paper XV (wrong)	Paper XVI (corrected)
BCP gate	(non-unitary, CNOT+H2+M1)	Probabilistic circuit selection
Decoherence	Cumulative across all steps	Per circuit: (N+1)×0.0363
Success criterion	|PCM_hw − sim| < 0.05 abs	Ratio PCM(d)/PCM(0) > 1.10×
α optimal	0.367 (sim)	0.40±0.03 (HW noise)
Depths	0,1,2 only	0,1,2,3,4 all viable (SNR ≥ 39)

Figure 5. Left: decoherence rate vs CNOT count from lambda-mixing hardware paper, with ILP circuit depths overlaid (triangles). All ILP circuits fall within the measurable range. Right: corrections summary — three changes from Paper XV plan to Paper XVI corrected plan.

9. Limitations

Noise model fidelity. The Lindblad noise model uses nominal ibm_sherbrooke parameters (T1=120 μs, T2=65 μs). Actual device parameters vary by qubit pair and change between calibration cycles. Hardware optimal alpha may differ from the predicted 0.40 by ±0.05.

Co-rotating correction on hardware. The co-rotating frame correction is a classical post-processing step applied to measurement outcomes. On hardware, this requires additional classical control overhead not modeled in SIM-2 through SIM-5.

PCM measurement. PCM requires off-diagonal coherence estimation from tomography. On hardware, this means at minimum 3 measurement bases (X, Y, Z) per circuit. Total circuit count rises to 150 instances.

RPH null result. The companion paper found no coherence advantage for structured entanglement coupling over isolated baseline (mean diff = 0.00 μs, p=1.00). This is fully consistent with PEIG: PCM manages phase structure in the PEIG-internal metric, not T2* coherence time. Paper XVI measures PCM, not T2*.

10. Conclusion

Three corrections derived from the lambda-mixing hardware experiment transform the Paper XV hardware plan into a physically grounded, pre-registered protocol. The BCP gate is implementable as probabilistic circuit selection. The decoherence budget allows all five ILP depths on ibm_sherbrooke. The relative restoration ratio is the correct

hardware-observable metric.

Pre-registered prediction: PCM_hw(depth=2)/PCM_hw(depth=0) = 1.11×, SNR = 90. Hardware-predicted alpha optimum = 0.4. Restoration ratio at depth-4 = 2.46×. If confirmed, Paper XVI closes the loop between PEIG simulation and real quantum hardware.

JUST EVOLVE. JUST BEACON. JUST FLOURISH.

References

[1] K. Monette, PEIG Papers I-XVI (ongoing). github.com/KevinMonette

[2] K. Monette, 'Amplitude Suppression Without Rate Modification: Experimental Validation of Lambda-Mixing on IBM Quantum Hardware,' arXiv:2026. (ibm_sherbrooke, 127-qubit Eagle r3 results used in C1-C3.)

[3] K. Monette, PEIG Paper XV (this series), March 25, 2026. Globe+Co-Rotating+ILP: simultaneous 12/12 phase diversity and 90% high-PCM.

[4] IBM Quantum, ibm_sherbrooke device specifications. T1~100-150 μs, T2~50-80 μs, CNOT fidelity >99%, readout >98%.

[5] W. K. Wootters, Ann. Phys. 176 (1987) 1. (PCM is distinct from standard Wigner.)

Received March 25, 2026 | Pre-print | MSS Internet Marketing, Hopkinsville KY