Verilog

Useful Links


- https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md
- https://github.com/lowRISC/style-guides/blob/master/DVCodingStyle.md
- http://www.sunburstdesign.com/papers/CummingsSNUG2002Boston_NBAwithDelays.pdf

Introduction to Verilog

Definition of Verilog

- The language that describes the hardware functionality is called Verilog. Verilog is a Hardware Description Language(HDL)
 - Verilog is a language, it has syntax, variables, loops and other language-related characteristics
 - Verilog code "translates" to a hardware (e.g., ASIC, FPGA)
- Verilog is the specification language for logic synthesis
 - Verilog can be simulated
 - Verilog goes through some stages to be fully "translated" into a circuit. These steps are the logic synthesis steps
- Verilog is a tool that allows to abstract away from the detailed implementation of the circuit
 - If users know the functional description of the circuit only, then they can create the description in Verilog and synthesize the hardware from it

Definition of Verilog (2)



Design Levels

Example of Level **Modeling Object Modeling Object** higher level **Electrical Circuit** Circuit IC Components **Device** p lower level


Design Levels (2)

higher level	Level	Modeling Object	Example of Modeling Object		
	System	Structural Circuit	RAM bus CPU		
	Register-Transfer	Functional Circuits on the level of multibit devices	Add		
lower level	Gate	Circuit on the level of gates and flip-flops	J K		


Basic concepts, syntax

Basic Concepts

- Basic Unit A module
 - Everything is a module in Verilog
- The Module
 - Describes the functionality of the design
 - States the input and output ports, contains variable declarations and statements



Basic concepts (2)



- The module is a block of Verilog code
- It can hide the internal implementation
- Can contain other modules



The block diagram of a module looks like a packaged circuit

The Syntax of Module Declaration

```
module module_name(a, b, c);
                                                      a semicolon...
        input a, b;
                              can be changed
        output c;
        inout declarations;
        net declarations;
        variable declarations; •
                                              declarations section
        parameter declarations;
        function declarations;
        task declarations;
                                                      the circuit description
        behavior/functionality description; // c = a and b
endmodule
```

Keywords are labeled in blue color.

More keywords (reference)

always	else	input	not
and	end	integer	or
assign endmodule		module	output
begin	for	nand	parameter
case If		nor	real
posedge	negedge	forever	repeat
reg	wire	endcase	initial

Data types, parameter types

Data Types

- Net Types: Physical Connection between structural elements
 - wire, tri, wor, trior, wand, triand, supply0, supply1
- Register Type: Represents an abstract storage element
 - reg, integer, time, real, realtime
- Default Values
 - 4 values

Two Main Data Types

- wire: Nets represent connections between structural elements
 - Do not hold their value
 - Take their value from a driver such as a gate or other module
 - Cannot be assigned in some blocks
- reg: Regs represent data storage
 - Behave exactly like memory in a computer
 - Hold their value until explicitly assigned
 - Never connected to something
 - Can be used to model latches, flip-flops, etc., but do not correspond exactly

Values in Verilog

Verilog is a 4 valued language

- **(0, 1)**
 - Logic 0 and 1. As Verilog describes the behavior of a digital circuit, then its variables can hold digital values
- - Output of an undriven I/O
 - The case where nothing is setting a wire's value
- - Models the case where the simulator can't decide the value of the net
 - Initial state of registers
 - When a wire is being driven to 0 and 1 simultaneously
 - Output of a gate with z inputs

0 x x 0

Value Representation in Verilog

Numbers are specified by

<size>'<base><number>

<base> - binary (b), decimal (d), hexadecimal (h), octal(o)

Equals to 5'b00011
Equals to 16'b0000_0100_xxxx_1010
Equals to 6'bzzz101
2's complement of 7, held in 8 bits

An x declares 4 unknown bits in hexadecimal, 3 in octal and 1 in binary. z declares high impedance values similarly.

Alternatively, z, when used in numbers, can be written as?
This is advised in case expressions to enhance readability.

Value Representation in Verilog (2)

base	binary	decimal	octal	hexadecimal
digits	0,1	0, 1, 2, 3, 4, 5, 6, 7, 8, 9	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F
representation	1'b1	2'd3	5'07	8'hA 9
representation in binary	1	11	00 111	1010 1001

The base and the bit number do not have to correspond! e.g., there can be an octal number with only 6-bit length

0 : number 0 1 : number 1

10 :

'b10 :

4'b100 :

4'bx :

8'hfx :

16'h8xc :

5'd3 :

-8'd3 :

-12'h50 :

0 : number 0 : number 1

10 : decimal number 10

'b10 :

4'b100 :

4'bx :

8'hfx :

16'h8xc :

5'd3 :

-8'd3 :

-12'h50 :

0 : number 0 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 :

4'bx :

8'hfx :

16'h8xc :

5'd3 :

-8'd3 :

-12'h50 :

0 : number 0 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 : binary number 0100=4₁₀

4'bx :

8'hfx :

16'h8xc :

5'd3 :

-8'd3 :

-12'h50 :

0 : number 0 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 : binary number 0100=4₁₀

4'bx : xxxx

8'hfx :

16'h8xc :

5'd3 :

-8'd3 :

-12'h50 :

0 : number 0 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 : binary number 0100=4₁₀

4'bx : xxxx

8'hfx : 1111xxxx

16'h8xc :

5'd3 :

-8'd3 :

-12'h50 :

0 : number 0

1 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 : binary number 0100=4₁₀

4'bx : xxxx

8'hfx : 1111xxxx

16'h8xc : 0000 1000 xxxx 1100

5'd3 :

-8'd3 :

-12'h50 :

0 : number 0

1 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 : binary number 0100=4₁₀

4'bx : xxxx

8'hfx : 1111xxxx

16'h8xc : 0000 1000 xxxx 1100

5'd3 : 00011

-8'd3 :

-12'h50 :

0 : number 0

1 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 : binary number 0100=4₁₀

4'bx : xxxx

8'hfx : 1111xxxx

16'h8xc : 0000 1000 xxxx 1100

5'd3 : 00011

-8'd3 : 1111 1101 (two's complement -3)

-12'h50 :

0 : number 0

1 : number 1

10 : decimal number 10

'b10 : binary number 10=2₁₀

4'b100 : binary number 0100=4₁₀

4'bx : xxxx

8'hfx : 1111xxxx

16'h8xc : 0000 1000 xxxx 1100

5'd3 : 00011

-8'd3 : 1111 1101 (two's complement -3)

-12'h50 : 111110110000 (two's complement -80)

Module Example

General definition

```
module module_name ( port_list );
   port declarations;
   variable declaration;
   description of behavior
endmodule
```

Example

endmodule

```
module half_adder(a, b, sum, carry);
   input a, b;
                           1-bit wires
   output sum, carry;
   assign sum = a ^ b; // ^ denotes XOR
   assign carry = a & b; // & denotes AND
```

Module Example

The following two codes are functionally identical

```
module test ( a, b, y );
  input a;
  input b;
  output y;
endmodule
```

```
module test (
  input a,
  input b,
  output y
);
endmodule
```

port name and direction declaration can be combined

Module Example

The following two codes are functionally identical

```
module test ( a, b, y );
  input a;
  input b;
  output y;
endmodule
```

```
module test (
  input a,
  input b,
  output y
);
endmodule
```

port name and direction declaration can be combined

Parameters, numbers, strings

Parameters

- Constants in Verilog are called parameters
- parameter is a keyword
- Numbers (integer & real)
 - Integer is a variable with 32-bits length. It holds an integer value
 - Real is a variable that can store floating-point numbers

Strings

- Are stored in regs
- Each string character is an ASCII value and has a length of 1 byte(8bits)
- The reg has to be large enough to store a string(e.g., 4-character string requires 4 bytes of length, i.e., 4*8 bits)

Parameters, numbers, strings: Declaration

Parameters

```
parameter a = 5;
parameter var = 9.5;
```

Numbers (integer & real)

```
integer num = 32'b1; // num = 784
real var = 10.24;
```


Strings

```
reg[8*12:1] str_var = "Hello World!"
```

- Comments
 - // single line comment
 - /* multi line comment*/

Scalars & Vectors

- Scalars are 1-bit wide wire or reg declarations without a range specification
- Vectors are wire and reg declarations with a range specification. They have "width".



image(c) chipverify.com

Vectors: Declaration

type [msb:lsb] variable_name;


- $_{\circ}$ wire [12:0] s = 12; // 32-bit decimal number → "truncated" to 13 bits
- wire [12:0] z = 13'd12; // 13-bit decimal number
- wire [3:0] t = 4'b0101; // 4-bit binary number
- wire [63:0] u = 64'hdeadbeefcafebabe; // 64-bit hexadecimal number
- reg out; // 1 bit register
- reg [3:0] out; // 4-bit register
- reg [0:100] n; // 101-bit register
- integer loop_count; // loop_count is a 32-bit integer

Can also be explicitly declared as signed numbers

- reg signed [3:0] a; // 4-bit signed register
- wire signed [15:0] s; // 16-bit signed wire

Vectors: bit-select and part-select

```
wire [7:0] addr;
addr = 8'b10011100;
```



```
wire [7:0] addr;
addr[0] = 1'b1;
addr[3] = 1'b0;
addr[10] = 1'b1;
```


Section 2: Verilog

image(c) chipverify.com

wire [7:0] addr; -

declare an 8-bit wire

addr = 8'b10011100;



```
wire [7:0] addr;
```

$$addr[0] = 1'b1;$$


$$addr[3] = 1'b0;$$


$$addr[10] = 1'b1;$$




```
wire [7:0] addr;
addr[0] = 1'b1;
addr[3] = 1'b0;
addr[10] = 1'b1;
```


Section 2: Verilog






```
wire [7:0] addr;
addr[0] = 1'b1;
addr[3] = 1'b0;
addr[10] = 1'b1;
```








wire [7:0] addr; addr[0] = 1'b1; addr[3] = 1'b0; addr[10] = 1'b1;


assign 1 to 0th bit of addr




















wire [31:0] addr;

addr[23:16] = 8'h23;





wire [31:0] addr;

addr[23:16] = 8'h23;

assign 8'h23 to 16-23 bits of addr

[start-bit +:width]

[start-bit -: width]

[start-bit +:width] -

[start-bit -:width]

starting(<u>increment</u>) from a <start-bit>, take a chunk of a vector with <width> length

Copyright © Synopsys, Inc. All rights reserved.

[start-bit +:width]

[start-bit -:width]

starting(<u>increment</u>) from a <start-bit>, take a chunk of a vector with <width> length

starting(<u>decrement</u>) from a <start-bit>, take a chunk of a vector with <width> length

```
[start-bit +:width] ←
[start-bit -:width] ←
```

starting(<u>increment</u>) from a <start-bit>, take a chunk of a vector with <width> length

starting(<u>decrement</u>) from a <start-bit>, take a chunk of a vector with <width> length

```
reg [31:0] addr;
parameter num = 1;
addr = 32'hCAFE_FACE;
addr[0 +:8];
addr[8 * num +:8];
addr[31 -:8];
```

Section 2: Verilog

```
[start-bit +:width] --
[start-bit -:width] --
```

starting(<u>increment</u>) from a <start-bit>, take a chunk of a vector with <width> length

starting(<u>decrement</u>) from a <start-bit>, take a chunk of a vector with <width> length

```
reg [31:0] addr;
parameter num = 1;
addr = 32'hCAFE_FACE;
addr[0 +:8];
addr[8 * num +:8];
addr[31 -:8];
```

Section 2: Verilog

first 1 byte from lsb -> 8'hCE

[start-bit +:width] ← [start-bit -:width] ←

starting(<u>increment</u>) from a <start-bit>, take a chunk of a vector with <width> length

starting(<u>decrement</u>) from a <start-bit>, take a chunk of a vector with <width> length

```
reg [31:0] addr;

parameter num = 1;

addr = 32'hCAFE_FACE;

addr[0 +:8];

addr[8 * num +:8];

addr[31 -:8];
```

[start-bit +:width] ← [start-bit -:width] ←

starting(<u>increment</u>) from a <start-bit>, take a chunk of a vector with <width> length

starting(<u>decrement</u>) from a <start-bit>, take a chunk of a vector with <width> length

```
reg [31:0] addr;

parameter num = 1;

addr = 32'hCAFE_FACE;

first 1 byte from lsb -> 8'hCE

addr[8 * num +:8];

addr[31 -:8];

first 1 byte from lsb -> 8'hFA
```

Arrays

Arrays allow to create multi-dimensional objects in Verilog

reg var [7:0];

Section 2: Verilog


var is a scalar with an 8-bit depth

wire [3:0] wires [7:0];

wires is a 4-bit **vector** with an 8-bit depth

wire [3:0] nets [7:0][15:0];

nets is a 4-bit **vector** 2D array where columns=8 & rows=16



Verilog Operators

Verilog Operators

Arithmetic

These are the operators that help to perform some for of arithmetic operation

Relational

 These operators help to compare the values and make decisions in code based on the comparison

Logical

Logical operators check for logical 0 or 1 result for the operation

Bitwise

These operators perform bit-by-bit operation on the values

Shift

Shift operators perform bit-shifting operation on numbers

Concatenation

Allows to concatenate the bits

Verilog Operators (2)

Туре	Symbol	Description	Note
Arithmetic	+	add	
	-	subtract	
	*	multiply	
	/	divide	may not synthesize
	%	modulus (remainder)	may not synthesize
	**	power	may not synthesize

Verilog Operators (3)

Туре	Symbol	Description	Note
Bitwise	~	not	
	1	or	
	&	and	
	٨	xor	
	~& or &~	nand	mix two operators
Relational	>	greater than	
	<	less than	
	>=	greater than or equal	
	<=	less than or equal	
	==	equal	
	!=	not equal	

Verilog Operators (4)

Туре	Symbol	Description	Note
Logical	!	negation	
	II	logical OR	
	&&	logical AND	
	==	logical equality	
Shift operators	>>	right shift	
	<<	left shift	
	>>>	right shift with MSB shifted to right (sign)	
	<<<	same as <<	
Concatenation	{,}	concatenates bits	{1'b1, 1'b0}

```
module test;
       reg [7:0] num1;
       reg [7:0] num2;
               num1 = 5;
               num2 = 7;
               $display("Addition: %d", num1 + num2);
               $display("Subtraction: %d", num1 - num2);
               $display("And: %d", num1 & num2);
               $display("Power: %d", num1 ** num2);
```

```
no ports for this block
module test; <
        reg [7:0] num1;
        reg [7:0] num2;
                num1 = 5;
                num2 = 7;
                $display("Addition: %d", num1 + num2);
                $display("Subtraction: %d", num1 - num2);
                $display("And: %d", num1 & num2);
                $display("Power: %d", num1 ** num2);
```

endmodule

Section 2: Verilog

```
no ports for this block
module test;
        reg [7:0] num1;
        reg [7:0] num2;
                num1 = 5;
                                              Verilog system task $display
                num2 = 7;
                $display("Addition: %d", num1 + num2);
                $display("Subtraction: %d", num1 - num2);
                $display("And: %d", num1 & num2);
                $display("Power: %d", num1 ** num2);
```

endmodule

Section 2: Verilog

```
no ports for this block
module test;
        reg [7:0] num1;
        reg [7:0] num2;
                num1 = 5;
                                              Verilog system task $display
                num2 = 7;
                $display("Addition: %d", num1 + num2);
                $display("Subtraction: %d", num1 - num2);
                $display("And: %d", num1 & num2);
                $display("Power: %d", num1 ** num2);
                                               a placeholder for a number
endmodule
```

Verilog Operator Precedence

In case we use more then one operator, the operators execute in special order:

- Bitwise/logical negation, and, or, xor, etc.
 - ~,!, &, |, ^, etc.
- 2. Concatenation {}
- 3. Multiply, divide, modulus *, /, %
- 4. Arithmetic plus, minus +, -
- Shift operations <<, >>
- 6. Relational <, >, <=, >=
- 7. Relational ==, !=

Verilog Operator Precedence

Operator	Name	Functional Group
[]	bit-select or part- select	
()	parenthesis	
! ~ & ~& ~ ^ ~^ or ^~	logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR	logical bit-wise reduction reduction reduction reduction reduction reduction reduction
+	unary (sign) plus unary (sign) minus	arithmetic arithmetic
{}	concatenation	concatenation
{{ }}	replication	replication
* / %	multiply divide modulus	arithmetic arithmetic arithmetic

+	binary plus binary minus	arithmetic arithmetic
<< >>	shift left shift right	shift shift
> >=	greater than greater than or equal to	relational relational
< <=	less than less than or equal to	relational relational
== !=	logical equality logical inequality	equality equality
=== !==	case equality case inequality	equality equality
&	bit-wise AND	bit-wise
^	bit-wise XOR bit-wise XNOR	bit-wise bit-wise
	bit-wise OR	bit-wise
&&	logical AND	logical
П	logical OR	logical
?:	conditional	conditional

Verilog Assignments

Verilog Assignments

If we want to "write" a value to a net or a register, we need to assign a value to it. There are two main types of assignments in Verilog:

- Continuous
- Procedural

Assignment general schema:


wire a = 1'b1;

LHS = Left Hand Side a wire or a reg

RHS = Right Hand Side a value or an expression that evaluates into a value

Verilog Assignments and Blocks: assign

Assignment of some value to a net(to a wire) requires the assignment to be performed **continuously**.



a "constant" driver

nets, do not hold their value

If we disconnect the battery, the component will stop getting the required voltage.

In Verilog, this task is performed using **assign** statement.


image(c) circuitdigest.com

The generic syntax of assign statement:


assign <a net> = <expression or a constant value>;

- Starts with assign keyword
- LHS is a scalar or vector net(wire), it can't be a register
- RHS can be a wire or a reg
- The assign statements perform assignment whenever the RHS value changes
- Assign statement is an assignment of a continuous type and is always active during execution
- If there are multiple assign statements in a Verilog code, they all execute in parallel


```
module test(
 input in1, in2,
 output out
        assign out = in1 | in2;
endmodule
```



```
module test(
    input in1, in2,
    output out
);
    assign out = in1 | in2;
endmodule
```



```
module test(
    input in1, in2,
    output out
);
    assign out = in1 | in2;
endmodule
wire declarations
    a continuous logical or
```




```
module test(
input in1, in2,
output out
);
assign out = in1 | in2;
endmodule

wire declarations


a continuous logical or

gets assigned a new value
whenever in1 or in2 change
```




```
module test(
 input in1, in2, in3, in4,
 output out
                                                        interconnect wires
         wire a, b;
         assign a = in1 \& in2;
         assign b = in3 \land in4;
         assign out = a | b;
endmodule
Combinational circuit has
to be continuously driven to
produce and maintain the
output
```

Gate primitives



			IN	1	
ANI)2	0	1	х	Z
	0	0	0	0	0
IN2	1	0	1	X	x
	x	0	x	X	x
	Z	0	X	X	x


Section 2: Verilog



			TIM	_	
NAN	D2	0	1	х	Z
	0	1	1	1	1
IN2	1	1	0	x	x
IMZ	x	1	X	x	x
	Z	1	х	x	х


TM1

Gate primitives: OR2, NOR2



	IN1				
OR2		0	1	X	Z
	0	0	1	x	X
IN2	1	1	1	1	1
	x	х	1	x	x
	Z	х	1	X	X


Section 2: Verilog




				TIN	1	
_	NO	32	0	1	х	Z
		0	1	0	x	х
	IN2	1	0	0	0	0
•	1112	x	х	0	X	x
		Z	x	0	Х	х

TMT4

Gate primitives: XOR2, NOT





	IN1				
X	OR	0	1	X	Z
	0	0	1	x	X
IN2	1	1	0	x	X
	X	х	X	x	X
	Z	Х	X	X	Х

Section 2: Verilog

NC	T(OUT
IN 3	0	1
	1	0
	x	х
	Z	х

AND / NAND Using Assign


```
module AND2(output OUT, input IN1, IN2);
assign OUT = IN1 & IN2;
endmodule
```


```
module NAND2(output OUT, input IN1, IN2);
assign OUT = ~(IN1 & IN2);
endmodule
```

AND/OR/XOR Gates

module gates(input a, b, output c, d, e);


and(c, a, b); // c is the output, a and b are the inputs
or(d, a, b); // d is the output, a and b are the inputs
xor(e, a, b); // e is the output, a and b are the inputs






NAND/NOR/XNOR Gates

```
module gates(input a, b, output c, d, e);
    // Use nand, nor, xnor instead of and, or and xor
    // in this example
    nand(c, a, b);    // c is the output, a and b are the inputs
    nor(d, a, b);    // d is the output, a and b are the inputs
    xnor(e, a, b);    // e is the output, a and b are the inputs
```





BUF/NOT Gates

module gates (input a, output c, d);

buf (c, a); // c is the output, a is the input

not (d, a); // d is the output, a is the input

