

HW 9

PWM Controller VHDL

EELE 467

Due date: 11/08/2024

A Pulse Width Modulated (PWM) signal is shown below with varying pulse widths. You will be creating a PWM controller that will be used in your final project to control an RGB LED.




Figure 1: A PWM signal with three different pulse widths (also known as the duty cycle). The top figure has a duty cycle of %10. The middle figure has a duty cycle of %50. The bottom figure has a duty cycle of %80. In all three cases, the period of the pulses is 50 milliseconds.

Your PWM controller will have the following entity:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity pwm_controller is
  generic (
    CLK_PERIOD : time := 20 ns
  );
  port (
    clk      : in    std_logic;
    rst      : in    std_logic;
    -- PWM repetition period in milliseconds;
    -- datatype (W.F) is individually assigned
    period    : in    unsigned(W_PERIOD - 1 downto 0);
    -- PWM duty cycle between [0 1]; out-of-range values are hard-limited
    -- datatype (W.F) is individually assigned
    duty_cycle : in    std_logic_vector(W_DUTY_CYCLE - 1 downto 0);
    output     : out   std_logic
  );
end entity pwm_controller;
```

Listing 1: PWM controller entity.

Period The input control signal **period** specifies the repetition period of the PWM square wave in *milliseconds*. The period to be created has been individually assigned in the **PWM Period** column in Table 1, which has units of milliseconds. The **data type** of the period control signal has also been individually assigned in the **period** column where W is the size of the signal and F is the number of fractional bits in the signal. You will need to assume this data type for your design and for your final project.

Duty cycle The input control signal **duty_cycle** specifies the duty cycle of the PWM square wave and is typically given as a *percentage*, which can range from 0 to 100. However, for our purposes, the **duty_cycle** value will range from 0 to 1 since this will make the fixed-point math easier. The **data type** of the **duty_cycle** control signal has been individually assigned in the **duty_cycle** column below where W is the size of the signal and F is the number of fractional bits in the signal. Values greater than 1 should be set to 1, and values less than 0 should be set to 0.

Write the PWM controller

Write your PWM controller in `hdl/pwm/pwm_controller.vhd`

Test the PWM controller

Testbench

Write a testbench for your PWM controller:

1. The testbench does not have to be self-checking
2. Test multiple period and duty cycle values
3. You may want to set the CLK_PERIOD generic to something larger than 20 ns to speed up your simulation time.

Physical test

We're going to test our PWM controller by instantiating it in the FPGA fabric and mapping the PWM output to a GPIO pin. You'll verify your PWM controller is working by looking at PWM output on an oscilloscope.

Quartus project setup

For your Quartus project, you have two primary options:

- Create a new project based upon your LED patterns project.
- Use your LED patterns project directly.

Since the PWM controller has nothing to do with the LED patterns project, I suggest creating a new project:

1. Move the LED patterns Quartus project files to a subdirectory (e.g., quartus/led-patterns)
2. Copy your quartus/led-patterns folder and name it something like quartus/pwm or quartus/rgb-led

In your Quartus project, instantiate your PWM controller in your top-level file.

Connect the output of your PWM controller to a GPIO pin. Refer to the DE10 Nano's manual to see the GPIO pin locations.

Oscilloscope test

Check your PWM output using an oscilloscope. I suggest using the scopes in Cobleigh 601.

You will hardcode period and duty cycle values of your choosing.

Measure the PWM period and duty cycle on the oscilloscope using either cursors or the measurement functions. Take an oscilloscope screenshot that shows the PWM waveform and measurements.

Table 1: Assigned Periods and Data Types. Data types are listed as W.F

Last Name	First Name	period	duty_cycle
Allick	Kristoffer	14.8	20.19
Almnaiee	Jasem	19.13	26.25
Binfet	Caleb	10.4	31.30
Buckley	Peter	27.21	26.25
Calvin	Jessica	13.7	25.24
Crittenden	Ian	9.3	26.25
Culwell	Joshua	30.24	23.22
Currie	Drew	18.12	10.9
Dupuis	Ryan	28.22	30.29
Gill	Nicholas	19.13	38.37
Girardot	Colter	27.21	18.17
Graham	James	8.2	38.37
Guentherman	Zachary	36.30	18.17
Hexom	Jordy	32.26	35.34
Holmes	Riley	31.25	22.21
Howard	Seth	33.27	20.19
Hughes	Jonathon	19.13	14.13
Jensen	David	27.21	11.10
Jones	Kaleb	25.19	17.16
Kaiser	Dirk	24.18	30.29
Kirkland	Grant	16.10	32.31
Lewis	Zane	15.9	29.28
McLean	Aaron	22.16	8.7
Netz	Noah	15.9	34.33
Osborne	Emmett	32.26	36.35
Raber	Dylan	38.32	31.30
Schwartz	Emily	8.2	9.8
Vincent	Kenneth	24.18	19.18
Wilcox	Joshua	10.4	29.28
Wurden	Nicholas	32.26	30.29

Deliverables

Submit your assignment using the workflow that's detailed at `docs/workflow.md` and the submission template at `docs/submission-template.md`.

In your markdown file:

- Include screenshots of your testbench simulation.
- Include your screenshot that shows the PWM signal with the period and duty_cycle of your choosing (document what the period and duty_cycle is in the picture and show the times marked in the oscilloscope window).