



EE207 DIGITAL DESIGN LABORATORY


PreLab Report For Experiment 3

Melisa SUBAŞI id:22829169256

2.1) Octive-Night input SR laten;







	1	1	I
S	R	Ф	Q(71)
0	0	0	0
0	7	0	0
1	0	000	1
1	~	0	;
0	0	1	1
0	1	1	0
1	0	1	7
1		1	?

library ieee; use ieee. std_logic_1164.all;

b)

entity SR_FF is PORT(S,R,CLOCK: in std_logic; Q, QBAR: out std_logic); end SR_FF;

Architecture behavioral of SR_FF is

begin PROCESS(CLOCK) variable tmp: std_logic;

begin if(CLOCK='1' and CLOCK'EVENT) then

elsif(S='0' and R='1')then tmp:='0';

else

tmp:='1'; end if;

end if; Q <= tmp; QBAR <= not tmp;

QBAR <= not tmp; end PROCESS;


end behavioral;

SR flip-flop has LI Std-lopic inputs. they are; reset signal, root, SR inputs. And 2 outputs; Or and Or. Since we are using the behavior modering style, we have a process statement too. It's behavior gets affected by all inputs signals.

be ochivated.
When the reset signal is active, the operavior snown in the truth toble will be ochivated.


of the end me are closing out the biodess the it stopements and the outlitecture.

C) JE FIIP-PIOD 4-11/4/ 10/10.



9	J	K	⊖(7+1)
0	00	0	00
0	1	0	1 1
1	0	0	7 0
1	1	0	10

d) D (01cN + 1cn1N tople;



E	0	0	ē
0	0	laten	latich
0	1	latica	Notal
1	0	0	1
1	1	1	0

e/ Difference permeen;

14 is that laten obes not have a clock signal to enable state whereas a flip-flop always does. The D flip-flop is an edge trigogred device which transfers input data to \$\overline{G}\$ on clock rising or folling edge. Data lateness are level sensetive devices such as the data laten and the transporent laden.