{"payload":{"header_redesign_enabled":false,"results":[{"id":"487110065","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"mtaciano/fpgmips","hl_trunc_description":"Um processador baseado na arquitetura MIPS 32bits no FPGA DE2-115.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":487110065,"name":"fpgmips","owner_id":40744030,"owner_login":"mtaciano","updated_at":"2023-01-26T23:39:52.959Z","has_issues":true}},"sponsorable":false,"topics":["fpga","mips","processor","verilog"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amtaciano%252Ffpgmips%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/mtaciano/fpgmips/star":{"post":"AT2zBAUJ-54eu1R876cVjR7IS1Aa7jSDQDvZpiF1-pJGhiYGmECFN4u5bjQudt8WGgHzsJd_g6KsrpUPW7jzYg"},"/mtaciano/fpgmips/unstar":{"post":"QI4albRSa25hNobS4P3_0O-KN9-OozZdv7eKPlG92x0INZ2AQR3lPD8yLeAM9qzRC7ALMYiDn359_LyXNlTkIQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"oPWF2fQ_4d8fYJguZoQU-EucFfRwi-FcKksObAhZJnFw0N-Qrs3hcPRXZMsxmNZ5QL8vLSYoMZc352QFK_qw2w"}}},"title":"Repository search results"}