

ENEL 453 Lab 1: FPGA Slide Switch Reader in Decimal and Hexadecimal Format

1. Revision History


Version	Comments
v1	Initial document

Path: C:\Users\donen\Dropbox\U of C\Teaching\ENEL 453\ENEL 453 F2020\Labs\Lab 1\ENEL 453 Lab 1 v1.docx

2. Introduction

This is the first lab project of the course and its focus for the team is to become familiar with Quartus, ModelSim, and the DE10-Lite FPGA board. You will be given a reference design and you will become familiar with it and extend the design to add some limited functionality.

The reference design will read the slide switch inputs (SW0 to SW9) and generate a Decimal value on the 7-segment displays, based on the slide switch positions. The LEDs (LED0 to LED9) on the DE10-Lite will light up depending on the slide switch positions. In the picture below, the slide switches SW7 to SW0 represent 00001010 (Binary), which becomes converted in Decimal to 0010 (2 leading zeros).




7-Segment Displays
(Decimal format)

Slide
Switches

Reset Pushbutton
(the bottom one)

LED Displays

You will extend the reference design by adding a Multiplexer to select either a Decimal value or a Hexadecimal value to enter the 7-segment displays. This Multiplexer will have a slide switch to control whether Decimal or Hexadecimal values will be presented on the 7-segment displays. In order to be able to present Hexadecimal values, you must also extend the coded values of the 7-segment decoder. In the picture below, the slide switches SW7 to SW0 represent 00001010 (Binary), which becomes converted in Hexadecimal to 000A (3 leading zeros).



The basic elements of this project are to:

- Review all lab and lecture videos to date. Especially, practice the Quartus and ModelSim projects as described in their respective introduction videos (Lecture 3), so that you can use the software tools effectively. You must get to the point where you can independently run the example project in the introduction videos, for both Quartus and ModelSim, without referring to the videos.
- Get the reference files for Lab 1 and create new Quartus project and download the FPGA configuration to the DE10-Lite. Experiment with the DE10-Lite to understand the functionality of the design in hardware.
- Modify the design in Quartus to add the required functionality. Create ModelSim testbenches as necessary to help verify the functionality of your design. Download your FPGA configuration to the DE10-Lite to verify the design in physical hardware.
- Upload the required videos and documents to the D2L Dropbox before the deadline.

3. Technical Requirements

The project technical requirements are as follows.

3.1. Insert a Multiplexer into the reference project to allow the HEX outputs to display either Hexadecimal or Decimal values. The Multiplexer must be controlled by a slide switch and you must decide which one to use. You must provide a testbench for Multiplexer.

Hints:

1. You may modify and use the MUX2TO1.vhd and tb_MUX2TO1.vhd files from the Quartus and ModelSim introduction videos to serve as the starting point for the design of your Multiplexer.
2. You will have to modify top_level.vhd to include the *component declaration* and *component instantiation* of Multiplexer. You will have to modify the signals connecting the various components in top_level, in order to make the correct connections.
3. It may be useful for you to draw out the design of top_level on a piece of paper (use the RTL Viewer to help visualize the circuit), then draw the modifications required to add and connect the Multiplexer, then code what you drew. *Drawing out circuits has been reported by many students as very helpful for designing with FPGAs.*
4. Refer to the RTL Schematic (next page) of the instructor's solution to see the logical position of the Multiplexer in the design.

Figure 1 Reference Project (given to students)





Figure 2 Instructor's Solution



3.2. Modify the SevenSegment_decoder.vhd file to extend the 7-segment digit decoding to cover Hexadecimal numbers (A, B, C, D, E, and F). The current file only covers Decimal numbers (0 to 9).

Hint: The SevenSegment_decoder.vhd file has a comment on line 35 to indicate where to make the edits (e.g. where to continue the decoding pattern from the previous lines). Code snippet below.

```

1  -- --- Seven segment component
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity SevenSegment_decoder is
6  port
7  (
8      H          : out STD_LOGIC_VECTOR (7 downto 0);
9      input      : in  STD_LOGIC_VECTOR (3 downto 0);
10     DP,Blank   : in  STD_LOGIC
11 );
12 end SevenSegment_decoder;
13
14 architecture Behavioral of SevenSegment_decoder is
15     signal seven_seg : STD_LOGIC_VECTOR (6 downto 0);
16
17 begin
18     Process (input,Blank)
19     begin
20         if(Blank = '1') then
21             seven_seg(6 downto 0) <= "0000000"; -- this blanks the display
22         else -- don't blank and display the required digit
23             -- Segments, 0=LED off
24             -- 6543210
25             case input is
26                 when "0000" => seven_seg(6 downto 0) <= "0111111"; -- 0
27                 when "0001" => seven_seg(6 downto 0) <= "0000110"; -- 1
28                 when "0010" => seven_seg(6 downto 0) <= "1011011"; -- 2
29                 when "0011" => seven_seg(6 downto 0) <= "1001111"; -- 3
30                 when "0100" => seven_seg(6 downto 0) <= "1100110"; -- 4
31                 when "0101" => seven_seg(6 downto 0) <= "1101101"; -- 5
32                 when "0110" => seven_seg(6 downto 0) <= "1111101"; -- 6
33                 when "0111" => seven_seg(6 downto 0) <= "0000111"; -- 7
34                 when "1000" => seven_seg(6 downto 0) <= "1111111"; -- 8
35                 when "1001" => seven_seg(6 downto 0) <= "1100111"; -- 9
36                 -- students add this block -----
37
38                 when others => seven_seg(6 downto 0) <= "0000000"; -- blank
39             end case;
40         end if;
41     end Process;


```

4. Resources Provided

- DE10-Lite kit.
- Reference code that demonstrates:
 - Reading the slide switches;
 - Lighting LEDs based on slide switch positions;
 - Converting the slide switch positions to Decimal representation; and
 - Displaying Decimal digits on the 7-segment displays.
- Lab and lecture videos.

5. Creating the Project for Reference Design

1. Download the .vhd, .sdc, and .qsf files from D2L and place them in a new directory, and you can call the directory Lab_1.
2. Launch Quartus and click File > New Project Wizard.





- Click Next and fill in the New Project Wizard as follows (assuming your project directory is C:/Lab_1).

The screenshot shows the 'New Project Wizard' dialog box with the title 'New Project Wizard'. The main heading is 'Directory, Name, Top-Level Entity'. There are three text input fields with browse buttons (three dots) to the right. The first field is labeled 'What is the working directory for this project?' and contains 'C:/Lab_1'. The second field is labeled 'What is the name of this project?' and contains 'Lab_1'. The third field is labeled 'What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.' and contains 'top_level'. Below the fields is a button labeled 'Use Existing Project Settings...'. The background shows a file explorer window with the path 'Lab 1.qpf (C:/Lab_1/test Lab Code/Lab 1.qpf)'.

- Click Next and select Empty project.

The screenshot shows the 'New Project Wizard' dialog box with the title 'New Project Wizard'. The main heading is 'Project Type'. Below the heading is the text 'Select the type of project to create.' There are two radio button options. The first option is 'Empty project', which is selected (indicated by a filled circle). Below it is the text 'Create new project by specifying project files and libraries, target device family and device, and EDA tool settings.' The second option is 'Project template', which is not selected (indicated by an empty circle). Below it is the text 'Create a project from an existing design template. You can choose from design templates installed with the Quartus Prime software, or download design templates from the [Design Store](#).' The background shows a file explorer window with the path 'Lab 1.qpf (C:/Lab_1/test Lab Code/Lab 1.qpf)'.

- Click Next and browse (using the ... button) to your Lab_1 directory where the files are, and add them.



- Click Next and select the DE10-Lite board (third from the top) from the Board tab. Unclick the "Create top-level design file" box

New Project Wizard

Family, Device & Board Settings

Device Board

Select the board/development kit you want to target for compilation.

Family: MAX 10 Development Kit: Any

Available boards:


	Name	Version	Family	Device	Vendor	LEs
	Arrow MAX 10 DECA	0.9	MAX 10	10M50DAF484C6GES	Arrow	49760
	BeMicro MAX 10 FPGA Evaluation Kit	1.0	MAX 10	10M08DAF484C8GES	Arrow	8064
	MAX 10 DE10 - Lite	1.0	MAX 10	10M50DAF484C6GES	Altera	49760
	MAX 10 FPGA 10M08 Evaluation Kit	1.0	MAX 10	10M08SAE144C8GES	Altera	8064
	MAX 10 FPGA Development Kit	1.0	MAX 10	10M50DAF256C7G	Altera	49760
	MAX 10 NEEK	1.0	MAX 10	10M50DAF484I7G	Terasic	49760
	Odyssey MAX 10 FPGA Kit	1.0	MAX 10	10M08SAU169C8GES	Macnica Ameri...	8064

☐ Create top-level design file.


Can't find your board? Check the [Design Store](#) for additions and search for baseline under Design Examples.

< Back Next > Finish Cancel Help

7. Click Next and Next and Finish. Then click “**No**” in the pop up window that says “Intel recommends removing all location assignments when changing the board. Do you want to remove all location assignments?” ***This is an important step so that your project doesn’t get messed up and become difficult to debug. Otherwise, you will have to keep importing assignments every time you want to compile.***



8. Click Hierarchy and then click Files, to see the project files.



9. The previous steps should be an effective reminder on how to create a project in Quartus. Based on the Quartus introduction video, from now on, you should be able to recall to:
 - a. View and edit the project files in the Quartus editor;
 - b. Compile the files;
 - c. Program the DE10-Lite FPGA board;
 - d. Launch the RTL Viewer to see the schematic representation of the design; and
 - e. Launch the Pin Planner to verify the actual locations of the assigned input and output pins from your top_level, matched to the .qsf file.
10. Based on the ModelSim introduction video, you should be able to create a project and simulate the design and view the results in the ModelSim waveform viewer.

6. Deliverables

The team will upload the following to the D2L Dropbox by **11:59 pm Friday October 8**.

1. VHDL code for their project:
 - a. RTL code, i.e. the design code, for the complete project.
 - b. The testbench for the Multiplexer you designed, which exercises the complete functionality of the Multiplexer (use the tb_MUX2TO1 as a reference).
 - c. A testbench for the top_level, demonstrating the system switching from Decimal to Hexadecimal, and showing Reset behavior.
2. The .sdc and .qsf files for their project.
3. A Design Record which is a PDF document that contains the following screenshots. Please refer to the Lab 1 Design Record Example document to see the required format and instructions on how to obtain the screenshots.
 - a. Your version of the RTL schematic as shown in *Figure 2* (after the required changes have been completed, e.g. adding the Multiplexer).
 - b. Your Slow 1200mV 85C Model Fmax Summary – we want to see the maximum frequency of your design.
 - c. Your Messages Window.
 - d. ModelSim simulation waveforms for MUX2TO1 and for top_level.
 - e. Note, you do not have to show the useful instructions on how to obtain the screenshots, as shown in the example document. You just have to show the screenshots, the document title, and the student names.
4. Three videos of no more than 2 minutes each, delivered by the respective leads. All students in a team must present at least one video. You must feature your face in the video, as you are speaking. The videos must be recorded in “one-take.” No video editing, splicing, cutting, speeding up or slowing down, etc. The videos must be uploaded to the D2L Dropbox in MP4 format.
 - a. Design Lead Video:
 - i. Use Quartus and your face must be present throughout the presentation. You can start a Zoom session and share the screen with yourself and this should make your face visible in a small picture.

- ii. Introduce yourself and your role.
 - iii. Using Quartus: Explain the design and how it works, starting with an overview of the RTL schematic and dive into the design modules as needed, especially how the Multiplexer functions within the design. Then explain the RTL code, starting with top_level and explain the lower level modules as needed.
- b. Simulation Lead Video:
 - i. Use ModelSim and your face must be present throughout the presentation. You can start a Zoom session and share the screen with yourself and this should make your face visible in a small picture.
 - ii. Introduce yourself and your role.
 - iii. Using ModelSim: Explain the testbench code, starting with tb_top_level and show and explain its simulation waveforms in ModelSim. Then repeat this explanation for tb_MUX2TO1. Be sure to explain how the testbench exercises the design and how the simulation displays the correct functionality of the design (this is the purpose of the testbench).
- c. Implementation Lead Video:
 - i. Introduce yourself and your role, while looking into the camera, so that your face is visible.
 - ii. Focus the camera on your DE10-Lite board and demonstrate the required functionality of the system, while explaining what you are doing and the results you are seeing and how it confirms the required behavior.
 - 1. Demonstrate Reset behavior.
 - 2. Demonstrate switching the slide switches and obtaining the correct Decimal values on the 7-segment displays. Also demonstrate the slide switch LEDs turning on and off to match the slide switch positions.
 - 3. Demonstrate switching to Hexadecimal mode and repeating the previous demonstration, but for Hexadecimal.

7. Grading Rubric

Lab 1 will be weighted at 3% of the final course grade. The grades of the 3 presentations will be averaged with equal weighting for all the students in the team. Example:

Design Lead Video:	A (4.0)
Simulation Lead Video:	B+ (3.3)
Implementation Lead Video:	B+ (3.3)

Grade assigned to all students of the team: 3.53 ($10.6/3 = 3.5333...$ rounded to two decimal places)

The Design Record will be used primarily as a reference but a poor-quality Design Record will detract from the presentation grades.

7.1. Presentation Rubric

The video presentations will be assessed on a grade-point scale for a single grade out of 4.00. The grade will be interpreted from the description below.

Grade	Description
4.00 (A)	Excellent: superior performance, showing comprehensive understanding of subject matter. <i>To earn an "A" the submitted work must fully complete and fully meets the project requirements. The work is of such high quality that it could serve as an exemplar for the project from both the technical and communication perspectives.</i>
3.70 (A-)	Excellent: superior performance, showing comprehensive understanding of subject matter. <i>The submitted work is fully complete and meets the project requirements. The work is very high quality from both the technical and communication perspectives.</i>
2.70 to 3.30 (B- to B+)	Good: clearly above average performance with knowledge of subject matter generally complete. <i>The submitted work is fully complete and meets the project requirements. The work is very high quality but has minor weakness or weaknesses either technically and/or in communications.</i>
1.70 to 2.30 (C- to C+)	Satisfactory: basic understanding of the subject matter. <i>Submitted work is complete but has significant weakness or weaknesses either technically and/or in communications. Generally indicates insufficient effort or accomplishment is marginal.</i>
1.00 to 1.30 (D to D+)	Minimal pass: marginal performance; generally insufficient preparation for subsequent courses in the same subject. <i>Weak effort demonstrated by missing elements or superficially completed elements either technically and/or in communications.</i>
0.00 (F)	Fail: unsatisfactory performance or failure to meet course requirements. <i>Clear lack of effort or ability to accomplish the project requirements.</i>

Notes: Grade can be reduced down to 0.0 for not complying with requirements or for unprofessional behavior. Excessive video lengths will be penalized one letter grade (e.g. B+ to B) for every 15 seconds overlength.

Late penalty: one letter grade per day late (e.g. A- to B+, not A- to B-), according to the D2L Dropbox timestamp. Students are responsible for retaining the D2L Dropbox submission confirmation email. Submissions must be fully complete to be eligible for grading of the lab project. This includes code and design files, videos, and Design Record, otherwise the late penalty will apply to the entire lab project.