
- 1-A Output-Current Capability Per Driver
- Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers
- Designed for Positive-Supply Applications
- Wide Supply-Voltage Range of 4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance Diode-Clamped Inputs
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- 3-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents
 Simultaneous Conduction
- No Output Glitch During Power Up or Power Down
- Improved Functional Replacement for the SGS L293

description

The SN754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents up to 1 A at voltages from 4.5 V to 36 V. The device is designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.



FUNCTION TABLE (each driver)

| INF | PUTS† | OUTPUT | | |
|-----|-------|--------|--|--|
| Α | EN | Υ | | |
| Н | Н | Н | | |
| L | Н | L | | |
| X | L | Z | | |

H = high-level, L = low-level

X = irrelevant

Z = high-impedance (off)


† In the thermal shutdown mode, the output is in a highimpedance state regardless of the input levels.

All inputs are compatible with TTL-and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a pseudo-Darlington source. Drivers are enabled in pairs with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those drivers are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage (V_{CC1}) is provided for the logic input circuits to minimize device power dissipation. Supply voltage V_{CC2} is used for the output circuits.


The SN754410 is designed for operation from -40° C to 85° C.

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Output supply voltage range, V _{CC1} (see Note 1) | | |
|---|---|--------------|
| Output supply voltage range, V _{CC2} | | |
| Input voltage, V _I | | V |
| Output voltage range, VO | $-3 \text{ V to V}_{CC2} + 3 \text{ V}$ | V |
| Peak output current (nonrepetitive, t _w ≤5 ms) | ±2 / | Α |
| Continuous output current, I _O | ±1.1 / | Α |
| Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) | 2075 mV | ٧ |
| Operating free-air temperature range, T _A | 40°C to 85°0 | \mathbb{C} |
| Operating virtual junction temperature range, T _J | 40°C to 150°C | \mathbb{C} |
| Storage temperature range, T _{stq} | 65°C to 150°C | \mathbb{C} |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network GND.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection can be activated at power levels slightly above or below the rated dissipation.

recommended operating conditions

| | MIN | MAX | UNIT |
|--|-------|-----|------|
| Output supply voltage, V _{CC1} | 4.5 | 5.5 | V |
| Output supply voltage, V _{CC2} | 4.5 | 36 | V |
| High-level input voltage, VIH | 2 | 5.5 | V |
| Low-level input voltage, V _{IL} | -0.3‡ | 0.8 | V |
| Operating virtual junction temperature, TJ | -40 | 125 | °C |
| Operating free-air temperature, T _A | -40 | 85 | °C |

[‡] The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for logic voltage levels

electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT | |
|------------------|---|--------------------------|-------------------------------|-----------------------|-----------------------|-----------------------|------|--|
| VIK | Input clamp voltage | I _I = -12 | mA | | -0.9 | -1.5 | V | |
| Vон | High-level output voltage | I _{OH} = -0.5 A | | V _{CC2} -1.5 | V _{CC2} -1.1 | | | |
| | | I _{OH} = -1 A | | V _{CC2} -2 | | | V | |
| | | I _{OH} = -1 | I A, T _J = 25°C | V _{CC2} -1.8 | V _{CC2} -1.4 | | | |
| | Low-level output voltage | I _{OL} = 0.5 A | | | 1 | 1.4 | | |
| VOL | | $I_{OL} = 1 A$ | 4 | | | 2 | V | |
| | | I _{OL} = 1 A | $T_J = 25^{\circ}C$ | | 1.2 | 1.8 | 1 | |
| \/ | High level eviterit elegen veltege | I _{OK} = -0.5 A | | | V _{CC2} +1.4 | V _{CC2} +2 | V | |
| VOKH | High-level output clamp voltage | I _{OK} = 1 A | | | V _{CC2} +1.9 | V _{CC2} +2.5 | V | |
| 1/2 | Low-level output clamp voltage | I _{OK} = 0.5 A | | | -1.1 | -2 | V | |
| VOKL | | I _{OK} = -1 A | | | -1.3 | -2.5 | | |
| 10=/ m | Off-state high-impedance-state output current | AO = AO | C2 | | | 500 | μА | |
| IOZ(off) | | V _O = 0 | | | | -500 | μΑ | |
| l _{IH} | High-level input current | V _I = 5.5 V | | 10 | μΑ | | | |
| I _I L | Low-level input current | V _I = 0 | | | | -10 | μΑ | |
| | | | All outputs at high level | | | 38 | | |
| I _{CC1} | Output supply current | IO = 0 | All outputs at low level | | | 70 | mA | |
| | | | All outputs at high impedance | | | 25 | | |
| | Output supply current | | All outputs at high level | | 33 | | | |
| ICC2 | | IO = 0 | All outputs at low level | | | 20 | mA | |
| | | | All outputs at high impedance | | | 5 | | |

[†] All typical values are at $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 24 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics, V_{CC1} = 5 V, V_{CC2} = 24 V, C_L = 30 pF, T_A = 25°C

| | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|-------------------|---|-----------------|---------|-----|------|
| ^t d1 | Delay time, high-to-low-level output from A input | | 400 | | ns |
| t _{d2} | Delay time, low-to-high-level output from A input | | 800 | | ns |
| ^t TLH | Transition time, low-to-high-level output | See Figure 1 | 300 | | ns |
| tTHL | Transition time, high-to-low-level output | | 300 | | ns |
| t _r | Rise time, pulse input | | | | |
| tf | Fall time, pulse input | | | | |
| t _W | Pulse duration | | | | |
| t _{en1} | Enable time to the high level | | 700 | | ns |
| t _{en2} | Enable time to the low level | See Figure 2 | 400 | | ns |
| tdis1 | Disable time from the high level | See rigule 2 | 900 | | ns |
| t _{dis2} | Disable time from the low level | | 600 | · | ns |

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuit and Switching Times From Data Inputs




Figure 2. Test Circuit and Switching Times From Enable Inputs

NOTES: A. The pulse generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{W} = 10$ μ s, PRR = 5 kHz, $Z_{O} = 50$ Ω .

B. C_I includes probe and jig capacitance.

APPLICATION INFORMATION




Figure 3. Two-Phase Motor Driver

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.