

Implementation of Low Area and High Data Throughput CRC Design on FPGA

¹Hesham F. A. Hamed,²F.A. Elmisery,³Ahmed A. H. A.Elkader

¹Electrical Engineering Department, Faculty of Engineering, Minia University,
El-Minia, Egypt.

²Electronic technology Department, Fac. of Ind. Educ., Beni Suef Univ., Beni Suef, Egypt.

³Qussier Exchange, Telecom Egypt, Qussier, Red-Sea, Egypt.

Abstract—This paper introduces an alternative way to implement CRC hardware on FPGA to speed up the CRC calculation while maintaining a very low area. The traditional implementations with high data throughput have very large area. In our design we used the CRC Reduced Table Lookup Algorithm (RTLTA) for achieving very low area, while using pipelined architecture for having high data throughput. In our implementation we have reached a data throughput of more than 100 Gbps when the data input width is 200 bits or more, and relatively fixed maximum frequency which make doubling the data width approximately doubles the data throughput. The proposed design will be suitable candidate for many communication protocols such as 100 Gbps Ethernet.

Keywords—CRC, RTLTA, Pipeline, FPGA, Data Throughput.

I. INTRODUCTION

The reliable transmission and storing of digital data over noisy (error-introducing) channel can be achieved using means of codes for data error detection. The aim of error detection codes is to enable the receiver to determine whether the received message has been corrupted. To do this, the transmitter constructs a value (called a checksum) that is a function of the message, and appends it to the message. The receiver can then use the same function to calculate the checksum of the received message and compare it with the appended checksum to see if the message was correctly received. A widely used error detection code is the cyclic redundancy checksum (CRC), which first introduced by Peterson and Brown in 1961 [1].

A CRC [2-4] is a popular error detecting code in digital data that capable of detecting single errors as well as have the benefit of being particularly well suited for the detection of burst errors, but not for making corrections when errors are detected. To generate a CRC, the sender treats binary data as a binary polynomial and performs the modulo-2 division of the polynomial by a standard generator. The remainder of this division becomes the CRC of the data, and it is appended to the original message and transmitted to the receiver. The receiver also performs the modulo-2 division with the received message by same generator polynomial. Errors are detected by comparing the computed CRC with the received one. If an error occurred, the receiver sends a "Negative Acknowledgement" (NAK) back to the sender, requesting that the message be retransmitted [4,5].

Because the CRC algorithm is good at detecting errors and is simple to implement in hardware, CRCs are widely used recently for detecting corruption in digital data that may have occurred during production, transmission, or storage. CRC has been effectively employed in many communication protocols such as Ethernet, fibre distributed data interface (FDDI), asynchronous transfer mode (ATM), and various digital subscriber line technologies such as ADSL/VDSL, moreover sometimes applied to data storage devices, such as a disk drive.

Traditionally, the LFSR (Linear Feedback Shift Register) circuit was implemented in VLSI (Very-Large-Scale Integration) to perform CRC calculation that can only process one bit per cycle, recently parallelism in the CRC calculation becomes popular, and one byte or multiple bytes can be processed in parallel. CRC is used in most communication protocols as an efficient way to detect transmission errors, there are now new Ethernet protocols with much higher throughput requirement; for example, IEEE 802.3aq 10 Gbps which was standardized in 2006 and the IEEE 803.2ba 40 and 100 Gbps which was standardized in 2010, and thus high-speed CRC calculation is demanded. In some applications, the area required for storage of design is too small, which needs a small area for CRC circuit. Therefore, how to meet these requirements becomes a more important issue. This paper introduces an alternative way to implement CRC hardware to speed up the CRC calculation while maintaining a low area. The proposed design of this paper uses RTLTA to maintain a low hardware area, and in order to support this high throughput CRC at a reasonable frequency, the processing of multiple bits in parallel and pipelining the processing path was used in this design, which can be implemented on FPGA (Field Programmable Gate Array); as it allows low-cost designs, by using VHDL.

The paper is organized as following; the important mathematical properties are introduced in Section II. The related works is mentioned briefly in Section III. Section IV describes the proposed algorithm of pipelined architecture. Synthesized results of CRC32 implementation using the proposed design and comparing it with previous related works by using the same target FPGA and synthesis tools are presented in Section V. This work is concluded with brief summary in Section VI.

II. CRC MATHEMATICS

The detail description of CRC mathematics can found in [2, 3]. The CRC is based on polynomial arithmetic, in particular, on computing the remainder of dividing one polynomial in GF(2) (Galois field with two elements) by another to produce the FCS (Frame Check Sequence). A polynomial in GF(2) is a polynomial in a single variable x whose coefficients are 0 or 1. Addition and subtraction are done in modulo-2; thus, polynomial arithmetic mod 2 is just binary arithmetic mod 2 with no carries, that is, they are both the same as the XOR operation of two binary numbers. We see that XOR gate is all we need to perform addition or subtraction of two binary numbers in CRC mathematics. Multiplication of such polynomials is straightforward, the product of one coefficient by another is the same as their combination by the logical AND operator and the partial products are summed using XOR operator. Division of polynomials over GF(2) can be done in much the same way as long division of polynomials over the integers.

In CRC mathematics binary data can be represented as a polynomial where the bit values are the coefficients of various powers of x .

The message $A(x)$ polynomial with k degree and $K+1$ bits:

$$A(x) = a_k x^k + a_{k-1} x^{k-1} + \dots + a_0 \quad (1)$$

Where a_k is the MSB (Most Significant Bit) and a_0 is the LSB (Least Significant Bit).

The polynomial generator $G(x)$ with m degree and $m+1$ bits:

$$G(x) = g_m x^m + g_{m-1} x^{m-1} + \dots + g_0 \quad (2)$$

Where g_m the MSB and g_0 is the LSB, moreover, the error detection capabilities of CRCs depend greatly on the polynomial used [6-8].

Before we calculate CRC of certain input message we append m of zero bits to it in its binary form that is equivalent to multiply x^m with the original message polynomial; so the input message will be:

$$A(x)x^m = a_k x^{k+m} + a_{k-1} x^{k-1+m} + \dots + a_0 x^m \quad (3)$$

The CRC[A(x)] is the remainder of the division in GF(2) of the input message $A(x)$ with appended m of binary zeros by the generator polynomial $G(x)$:

$$CRC[A(x)] = [A(x)x^m] \bmod G(x) \quad (4)$$

III. RELATED WORKS

The CRC calculation was realized traditionally in hardware with an LFSR in GF2 configuration as shown in Fig. 1. The polynomial generator determines the size and the taps of the shift register [2, 3]. In order to obtain the CRC, the register needs to be cleared in a first step. Then, after injecting the message and m additional zeros, by inputting one bit per cycle, the register will hold the desired CRC. A receiver can verify the received message with its appended CRC by simply applying the same procedure, without appended zeros. If there are no errors; the registers finally will hold zeros.

The circuit has been modified according to Fig. 2, which so called LFSR2 in contrast to the first version, which is referred to simply as LFSR, in LFSR2 the message is combined with the most significant register bit to form the feedback, an advantage arises, as no zeros need to be shifted in at the end; that is we multiplying the input polynomial

message with x^m and thus the CRC can be obtained m clock cycles earlier [9, 10].




Fig. 1 LFSR




Fig. 2 LFSR2

The generic hardware approach uses an inexpensive linear feedback shift register (LFSR), which assumes serial data input. In the presence of wide data buses, the serial computation has been extended to parallel versions that process whole data words based on derived equations. The fundamental work on parallel CRC computation was introduced by Pei in 1992 [11]. Braun [12] addressed the hardware mapping problem of the parallel CRC algorithm by introducing a slightly different matrix computation technique than Pei. Cheng and Parhi [13] discussed unfolding the serial implementation and combined it with pipelining and retiming algorithms to increase the speed. [14] Proposed a scheme to calculate CRC in parallel. Walma [15] designed a hardware-based approach, which focus on the pipelining of the CRC calculation to increase the throughput.

Table Lookup Algorithm (TLA) was presented in details in [2]. The main idea of TLA is to calculate CRC by processing the message in units larger than one bit. Candidate quantities are nibbles (4 bits), bytes (8 bits), words (16 bits) and longwords (32 bits) and higher if we can achieve it; of these, 4 bits is best avoided because it does not correspond to a byte boundary, at the very least, any speedup should allow us to operate at byte boundaries, and in fact most of the table driven algorithms operate a byte at a time [3]. By comparing TLA with bit wise algorithm in LFSR; we found that TLA has a considerable speed advantage, but TLA need more area than any other algorithm, where every TLA has 256 (2^8) entries for units of one byte; each of which is m bits, which will increase if the used unit is more than one byte; 65536 (2^{16}) entries for two bytes and so on, which won't be suitable for applications which need small area for CRC circuits.

Sun and Kim [16] implemented the pipelined CRC generation algorithm using lookup tables among the chunked blocks in parallel and the results are combined together by XOR operations, but the area still large; where every input byte need a certain lookup table of 1k byte.

A number of software-based algorithms have also been proposed [17-21].

IV. PROPOSED CRC ALGORITHM

The proposed CRC algorithm that will be used in the design is Reduced Table Lookup Algorithm (RTLA). Our proposed algorithm is based on the one described by [2] and [8]. In our design we used RTLA entries for each bit of input message and calculate CRC of it concurrently.

A. Generating RTLA Table

For calculating CRC in parallel there are two important properties of CRC mathematics must be used; from linearity properties of CRC we can prove the following properties of CRC mathematics:

1. $CRC[A(x) + B(x)] = CRC[A(x)] + CRC[B(x)]$
2. $CRC[x^b A(x)] = CRC[x^b CRC[A(x)]]$

From eq. (3) and eq. (4), we can deduce that:

$$CRC[A(x)] = CRC[a_k x^k] + CRC[a_{k-1} x^{k-1}] + \dots + CRC[a_0 x^0] \quad (5)$$

From the last equation, we can drive RTLA, which has k elements; each of it is the CRC of input bits according to its position in the input message, the CRC of input message will be the result of XOR of CRC of each input binary '1' bit. By using the propriety no.2 to deduce the algorithm that will be used for generating RTLA

$$CRC[ax^b] = CRC[x \cdot ax^{b-1}] = CRC[x CRC[ax^{b-1}]] \quad (6)$$

Where b equals the input message degree and the width of that message is $(b+1)$ bits.

For example if the input width is $b+1 = 4$ bits we can produce RTLA with 4 elements when the input $A(x) = x^3$; in its polynomial form or input $A(x)=1000$ in its binary form, we can use eq. (6) to calculate the 4 elements of RTLA:

- 1) $CRC[ax^0]$
- 2) $CRC[ax^1] = CRC[x CRC[a x^0]]$
- 3) $CRC[ax^2] = CRC[x CRC[a x^1]]$
 $= CRC[x CRC[x CRC[a x^0]]]$
- 4) $CRC[ax^3] = CRC[x CRC[a x^2]]$
 $= CRC[x CRC[x CRC[x CRC[a x^0]]]]$

The equation for generating RTLA in general form is:

$$CRC[ax^b] = CRC[x CRC[x \dots CRC[ax^0] \dots]] \quad (7)$$

So for calculating $(b+1)$ elements of RTLA the following steps will be taken:

1. First we calculate $CRC[ax^0]$ when a is binary 1 bit and we store it as $CRC[a_0 x^0]$.
2. Multiplying previous calculated CRC by x ; or in other meaning appending binary zero to previous CRC , and eliminate the MSB; then calculate the

current CRC and store it as $CRC[a_j x^j]$; where j has a value from 1 to b .

3. j in previous step equals 1; so this step will be repeated $b-1$ times by increment j with one.
4. Store all pervious calculated $b+1$ elements in RTLA table.

B. Calculating CRC of Two Input Blocks

It will be hard to treat hundreds of bytes of the entire message at once for one cycle, so the proposed design will have one block input with $(b+1)$ bits for one cycle and we will use the same RTLA for all next inputs.

As shown in Fig. 3 if the entire message $A(x)$ consists of two blocks $A1(x)$ and $A2(x)$; the width of both of them are $b+1$ bits, we will input block $A1(x)$ then block $A2(x)$ to calculate $CRC[A(x)]$.

$$A(x) = A1(x)x^{b+1} + A2(x) \quad (8)$$

We will express $A1(x)x^{b+1}$ as following:

$$A1(x)x^{b+1} = (A1(x)x^m)x^{b+1-m} \quad (9)$$

After adding m of binary zeros to $A1(x)$; we can calculate CRC of $A1(x)$ using $(b+1)$ RTLA elements; as shown in Fig. 3:

$$CRC[x^{b+1-m} (A1(x)x^m)] = x^{b+1-m} CRC[A1(x)] \quad (10)$$

Fig.3 shows that there are two blocks $(x^{b+1-m} CRC[A1(x)]$ and $A2(x)$ are equal in degree; for calculating $CRC[A(x)]$ we must calculate CRC for both of them:

$$CRC[A(x)] = CRC[x^{b+1-m} CRC[A1(x)]] + CRC[A2(x)] \quad (11)$$

By using the propriety no.1; and from the linearity propriety of CRC mathematics we can deduce that:

$$CRC[A(x)] + CRC[B(x)] = CRC[A(x) + B(x)]$$

We will deduce the equation that will be used to calculate the CRC of two input blocks:

$$CRC[A(x)] = CRC[x^{b+1-m} CRC[A1(x)] + A2(x)] \quad (12)$$

"+" or addition in CRC mathematics is no carry addition and equal XOR operation of two binary elements as shown in Fig. 3.

If we assume $A1(x)$ is the previous input block of message and $CRC[A1(x)]$ is its CRC , and $A2(x)$ is the current input block of message; we can XOR CRC of previous input block with the block of m binary bits of the highest position bits of current input block to calculate the current CRC .




Fig. 3 CRC calculation of two input blocks with the same RTLA

C. The Proposed Design

Before we start the design, we will divide the k input bits of the entire message to $nequal$ blocks:

$$A(x) = [A_1(x) + A_2(x) + \dots + A_n(x)] \quad (13)$$

Where $A_1(x)$ is the first block of the message with the highest polynomial degree; k degree, and $A_n(x)$ is the last block of the message with the smallest block polynomial degree; b degree.

Each block $A_i(x)$ is $(b+1)$ bits; where i has a value from 1 to n . By using the propriety no. 1 of previous mentioned properties; we can express $CRC[A(x)]$ with the following equation:

$$CRC[A(x)] = CRC[A_1(x)] + CRC[A_2(x)] + \dots + CRC[A_n(x)] \quad (14)$$

Equation (14) shows that we can calculate $CRC[A(x)]$ by calculating $CRC[A_i(x)]$ of its blocks by using RTLA and XOR them together.

We will treat each block as an input message with different polynomial degree as its position in entire message and every block has its own RTLA; each RTLA has $(b+1)$ elements and each of them consists of m bits; but that will require hardware design of very large area, so in this design we will input just one block $A_i(x)$; from $A_1(x)$ to $A_n(x)$ and treat each input block as the current input message.

The proposed design shown in Fig. 4, where we assume the input message is $A_i(x)$ with b polynomial degree and has $(b+1)$ bits.

The first step of the calculation; that we will divide $A_i(x)$ to two blocks $A1_i(x)$ and $A2_i(x)$, where; $A1_i(x)$ has m bits as same as the FCS, and $A2_i(x)$ has $(b-m)$ bits.

The second step; as we proved in previous section the same hardware with the same RTLA will be used; we XOR between $A1_i(x)$ of current input and the FCS of previous input; FCS_{i-1} .




Fig. 4 Proposed pipelined CRC architecture using RTLA

When we input the first block $A_1(x)$; there will be no previous FCS, so we will use *Reset* to select between two inputs; the first is FCS_{i-1} , and the second is m of binary zeros which so called the Initial value of the input registers, it will be selected at the first time only; when we input $A_1(x)$.

Before using RTLA of input bits we used delay elements R for $A2(x)$; to synchronize the inputs of all bits into RTLA.

The third step; we use RTLA of b elements each of which has m bits, every block of RTLA in our design refers to one element of RTLA that referred as $RTLA_j$; where j has a value from 0 to b as the position of each input bit to $RTLA_j$.

As shown in Fig. 5 the input of each RTLA block is one binary bit and was referred as a_j ; which select between two input values; the first value is $CRC[a_j x^j]$ when $a_j = 1$, and the second value m bits of binary zeros when $a_j = 0$. As shown in Fig. 5 the value of m bits of binary zeros is the same for all $RTLA_j$, and does not required more area for every $RTLA_j$.

The last step of the design is XOR the output of all $RTLA_j$ and store the result in FCS_i , which will hold m of bits.

This steps will be repeated by inputting $A_i(x)$ blocks until we reach to $A_n(x)$ block, and the FCS_n will be the result of $CRC[A(x)]$.

As shown in Fig. 4 the proposed design treat each input bit separately from others, and treat all input bits at the same time in parallel process using pipelined architecture.




Fig. 5 RTLA architecture of one element

V. CRC32 IMPLEMENTATION

To implant the proposed design on FPGA we used the XILINX Virtex-6 device and the Xilinx ISE Design Suite. We used ModelSim simulator to verify the design

We used the following CRC32 polynomial:

$$CRC32 = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

Where, 32 in CRC32 refers to the degree of the polynomial generator. The synthesized results of the implementation of CRC32 are shown in Table I. In this table there are seven different results according to the data input width; the RTLA size in bytes, the area according to LUT of FPGA, maximum frequency, and data throughput at one clock cycle.

From Table I we can see that the area and throughput are proportional to the data input width, and the maximum frequency nearly the same; which make doubling the data input width approximately doubles the data throughput of that input, therefore we can control in the data throughput by controlling in the width of the input data.

As shown in Table I we can choose any width for data input during the design which aren't units of generator polynomial width such as input of 100 bits, 200 bits and 240 bits.

The results of proposed design in Table I shows that it has high maximum frequency and high data throughput with more than 100 Gpbs when the data input width is 200 bits; and that data throughput increases by increasing the data input width.

To compare our CRC32 implementation with others we mapped our design to the Altera Stratix II device. The synthesis result for the proposed design is shown in Table II. The synthesis results of CRC32 for [14] and [15] is shown in Table III and Table IV respectively.

TABLE I
SYNTHESIS RESULTS FOR PROPOSED DESIGN OF PIPELINED CRC32

| Data Input (Bits) | RTLA (Bytes) | Area (LUT) | Max. Frequency (MHz) | Data Throughput (Gbps) |
|-------------------|--------------|------------|----------------------|------------------------|
| 32 | 128 | 143 | 571.233 | 18.297 |
| 64 | 256 | 255 | 567.118 | 36.295 |
| 100 | 400 | 389 | 563.349 | 56.334 |
| 128 | 512 | 485 | 545.548 | 69.830 |
| 200 | 800 | 725 | 547.046 | 109.409 |
| 240 | 960 | 856 | 544.751 | 130.740 |
| 256 | 1024 | 909 | 566.476 | 145.017 |

TABLE II
SYNTHESIS RESULTS FOR PROPOSED DESIGN ON ALTERA STRATIX II DEVICE

| Data Input (Bits) | Area (LUT) | Max. Frequency (MHz) | Data Throughput (Gbps) |
|-------------------|------------|----------------------|------------------------|
| 32 | 139 | 361.011 | 11.5 |
| 64 | 242 | 318.9 | 20 |
| 100 | 340 | 297 | 29.7 |
| 128 | 404 | 288.4 | 36.8 |
| 200 | 584 | 280.5 | 56.1 |
| 240 | 700 | 275.8 | 66.1 |
| 256 | 705 | 277 | 70.9 |

From Tables (I, II) we notice that the maximum frequency of the same proposed design in Table II is less than that in Table I that is due to the difference of the two FPGA devices which are used. Fig. 6 shows the maximum frequency for Virtex -6 and Stratix II devices, the results show that the maximum frequency of the two devices is almost fixed due to the parallel implementation of pipelined architecture of the proposed design; but you can notice that the maximum frequency of Virtex-6 is more stable than that of Stratix II and has maximum frequencies.

Fig. 7 shows the synthesis results of the maximum frequency in MHz for data inputs (64, 128 and 256 bits). Fig 8 shows the synthesis results of the area in LUT of the FPGA for data inputs (64, 128 and 256 bits).




Fig. 6 The Maximum frequency of Virtex-6 and Stratix II for the proposed design

TABLE III
SYNTHESIS RESULTS FOR [14]

| Data Input (Bits) | Area (LUT) | Max. Frequency (MHz) | Data Throughput (Gbps) |
|-------------------|------------|----------------------|------------------------|
| 64 | 398 | 185 | 11 |
| 128 | 1050 | 124 | 15.8 |
| 256 | 3075 | 86 | 22.0 |

TABLE IV
SYNTHESIS RESULTS FOR [15]

| Data Input (Bits) | Area (LUT) | Max. Frequency (MHz) | Data Throughput (Gbps) |
|-------------------|------------|----------------------|------------------------|
| 64 | 1464 | 334 | 21 |
| 128 | 1732 | 392 | 50 |
| 256 | 2190 | 345 | 88 |




Fig.7: Synthesis results of the max. frequency

From Fig. 7 it is clear that the frequency of the proposed design is nearly fixed, although the design of [15] has data throughput faster than that of the proposed design; but its area with 64 bit input is nearly twice the area with 256 bit input of the proposed design. Fig. 8 shows that the large difference in the amount of area among the three designs, the area of the proposed design is much smaller than other designs and appropriate nearly linearly with the width of data inputs.




Fig.8: Synthesis results of the Area

From previous results it is clear that the proposed design has relatively high data throughput and very low area with respect to the other designs.

VI. CONCLUSION

We presented in this paper a fast CRC algorithm with a new design of low area pipelined architecture using RTLA, which depends only on the positions of binary '1' in input bits and the generator polynomial. Generating RTLA elements using fast algorithm was presented to calculate RTLA elements with the same number of input message bits for the certain CRC polynomial. The proposed design can be used for inputting any length of data with slightly increase of area and almost the same frequency due to parallel processing of input data and pipelined architecture of the design. We proved that the proposed design has very low area and high data throughput by implementing CRC32 on FPGA using VHDL with different data input widths, we used XILINX Virtex-6 FPGA to obtain data throughput more than 100 Gbps using data input width of 200 bits; and by increasing the data input width we got 145 Gbps of data throughput. We compared the syntheses results of our design with others using Stratix II FPGA and the same syntheses tools and we proved that; the proposed design has speed up the CRC calculation while maintaining very low area, and by comparing the results of Virtex-6 and Stratix II FPGA; we found that Virtex-6 is more stable in its max. frequency and much more that of Stratix II. The proposed design is suitable candidate for communication protocols which required high data throughput requirement more than 100 Gbps such as Ethernet protocol IEEE 803.2ba 100 Gbps.

REFERENCES

- [1] W. W. Peterson and D. T. Brown, "Cyclic Codes for Error Detection," *Proceedings of the IRE*, vol. 49, no. 1, pp. 228 - 235, 1961.
- [2] T. Ramabadran and S. Gaitonde, "A tutorial on CRC computations," *Micro IEEE*, vol. 8, no. 4, pp. 62-75, Aug. 1988.
- [3] Ross N. Williams. (1993, Aug.) *Painless Guide to CRC Error Detection Algorithms*. [Online]. www.ross.net/crc/crcpaper.html
- [4] S. Lin and D. J. Costello, *Error Control Coding*, 2nd ed. Upper Saddle River, New Jersey, USA: Pearson Prentice Hall, 2004.
- [5] A. Tanenbaum, *Computer Networks*, 4th ed. Upper Saddle River, New Jersey, USA: Prentice Hall, 2003.
- [6] P. Koopman, "32-Bit Cyclic Redundancy Codes for Internet Applications," in *DSN 2002 : Proceedings of International Conference on Dependable Systems and Networks.*, Washington, DC, USA, 2002, pp. 459 - 468.
- [7] P. Koopman and T. Chakravarty, "Cyclic Redundancy Code (CRC) Polynomial Selection For Embedded Networks," in *DSN 2004: Proceedings of International Conference on Dependable Systems and Networks.*, Florence, Italy, 2004, pp. 145 - 154.
- [8] J. Ray and P. Koopman, "Efficient high hamming distance CRCs for embedded networks," in *DSN 2006 : Proceedings of International Conference on Dependable Systems and Networks.*, Philadelphia, PA, USA, 2006, pp. 3 - 12.
- [9] G. Campobello, G. Patane, and M. Russo, "Parallel CRC realization," *IEEE Transactions on Computer*, vol. 52, no. 10, pp. 1312-1319, Oct. 2003.
- [10] M. Grymel and S.B. Furber, "A novel programmable parallel CRC circuit," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 10, pp. 1898-1902, Oct. 2011.
- [11] T.-B. Pei and C. Zukowski, "High-speed parallel CRC circuits in VLSI," *IEEE Transactions on Communications*, vol. 40, no. 4, pp. 653 - 657, Apr. 1992.

- [12] M. Braun, J. Freidich, T. Grun, and J. Lambert, "Parallel CRC computation in FPGAs," *Proc. Workshop Field Program. Logic Appl.*, pp. 156-165, 1996.
- [13] Chao Cheng and K.K. Parhi, "High-speed parallel CRC implementation based on unfolding, pipelining, and retiming," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 53, no. 10, pp. 1017 - 1021, Oct. 2006.
- [14] A. Simionescu. (2001) CRC tool computing in parallel for ethernet. [Online]. http://www.nobugconsulting.com/crc_details.pdf
- [15] M. Walma, "Pipelined Cyclic Redundancy Check (CRC) calculation," in *ICCCN 2007, Proceedings of 16th International Conference on Computer Communications and Networks*, Honolulu, HI, USA, 2007, pp. 365 - 370.
- [16] Yan Sun and Min Sue Kim, "A table based algorithm for pipelined CRC calculation," in *Communications (ICC), 2010 IEEE International Conference*, Cape Town, South Africa, 2010, pp. 1 - 5.
- [17] S.M. Joshi, P.K. Dubey, and M.A. Kaplan, "A new parallel algorithm for CRC generation," in *ICC 2000, IEEE International Conference on Communications*, New Orleans, LA ,USA, 2000, pp. 1764 - 1768.
- [18] M.E. Kounavis and F.L. Berry, "Novel table lookup-based algorithms for high-performance CRC generation," *IEEE Transactions on Computers*, vol. 57, no. 11, pp. 1550 - 1560, Nov. 2008.
- [19] D. Sarwate, "Computation of cyclic redundancy checks via table lookup," *Communications ACM*, vol. 31, no. 8, pp. 1008-1013, Aug. 1988.
- [20] D. Feldmeier, "Fast software implementation of error detection codes," *IEEE/ACM Transactions on Networking*, vol. 3, no. 6, pp. 640 - 651, Dec. 1995.
- [21] A. Joglekar, M. Kounavis, and F. Berry, "A scalable and high performance software iSCSI implementation," in *Proc. USENIX FAST*, CA, USA, 2005, pp. 267-280.