



## Enclustra User Schematics

# Mercury XU1 Revision 4.1

## Disclaimer

---

User schematics do not include proprietary Enclustra design elements, such as power supply circuits. These circuits use optimized designs which are extremely compact and remain proprietary to Enclustra. The user manual provides all necessary information to use the module and its interfaces.

User schematics are provided after purchase of Enclustra hardware, and may also be provided in certain cases before purchase, to assist in product evaluation.

No part of the schematics may be copied or modified without written permission from Enclustra.

Full schematics, including a full bill-of-materials, may be available through the purchase of a hardware licence for the product in question.

Please contact Enclustra Sales for more information.

Note: DNE = Do Not Equip (parts not equipped by default)


© Enclustra GmbH

# Mercury+ XU1 SoC Module


## Revision 4.1

Sheet 1: Cover	Sheet 12: Oscillators
Sheet 2: SoC FPGA Configuration	Sheet 13: Gigabit Ethernet PHYs
Sheet 3: SoC FPGA MGT Banks   User LEDs	Sheet 14: USB 2.0 PHYs
Sheet 4: SoC FPGA IO Banks	Sheet 15: Level Shifters   Secure EEPROM
Sheet 5: SoC FPGA PS Banks	Sheet 16: eMMC Flash   QSPI Flash
Sheet 6: SoC FPGA Power	Sheet 17: Power 0.85V/0.9V   3.3V   1.2V   5.0V
Sheet 7: Power Decoupling	Sheet 18: Power 0.9V   2.5V   VTT
Sheet 8: Module Connectors A   B	Sheet 19: Power 1.8V   0.85V
Sheet 9: Module Connector C	Sheet 20: Mechanics
Sheet 10: DDR4 SDRAM Bytes 0-3	Sheet 21: Assembly Variants
Sheet 11: DDR4 SDRAM Bytes 4-8 (ECC)	

## Boot Mode Selection



## IO / MGT Selection



## Boot Modes


	Boot Mode		Mode Straps	Configuration	
	1	0	PS_MODE	PL Boot	PS Boot
eMMC Mode	0	0	0110	PS	eMMC
SD Mode LS <small>not supported</small>	0	1	1110	PS	SDIO <small>with level shifter</small>
QSPI Mode	1	0	0010	PS	QSPI
SD Mode <small>default</small>	1	1	0101	PS	SDIO
JTAG Mode (*)	1	0	0000	PS	JTAG

SD Mode LS mode may be supported in the future.


SD Mode LS requires VCC\_CFG\_MIO of 1.8V.

(\*) Short-circuit R235 to enable JTAG mode


## FPGA Configuration




## FPGA PS Configuration




## Miscellaneous



## PCIe Reset



## FPGA MGT Bank 228



6

5

4


3

2

1


FPGA HP Bank 64

VCCO = VCC\_IO\_B64 (max 1.8V)




FPGA HP Bank 65

VCCO = VCC\_IO\_B65 (max 1.8V)




FPGA HP Bank 66

VCCO = VCC\_IO\_B66 (max 1.8V)




FPGA HD Bank 48

VCCO = VCC\_IO\_B48 (max 3.3V)



FPGA HD Bank 47

VCCO = VCC\_IO\_B47 (max 3.3V)



Copyright © 2020 by Enclustra GmbH

Company Enclustra FPGA Solution Center

Sheet Name 04\_FPGA\_IO\_BANKS

Project Mercury+ XU1

Customer No 0000

Project No 437

Revision R4.1

Designed MHEI

DNE = do not equip

Date 4 Feb 2020

D

D

C

C

B



B

A

A


## FPGA PS DDR Bank 504

VCCO = VCC\_1V2






## FPGA PS Bank 500

VCCO = VCC\_1V8




## FPGA PS Bank 501

VCCO = VCC\_CFG\_MIO





## FPGA PS Bank 502

VCCO = VCC\_1V8



## USB1/ETH1 Selection

default is ETH1 enabled, USB1 in reset



6

5


4

3


2

1


## FPGA Ground



## FPGA MGT Power



## FPGA Battery Voltage



## ADC Power

not included in user schematics


This part is intentionally left blank.

## ADC Reference

not included in user schematics

This part is intentionally left blank.

## FPGA Power



## MGT Power Filters

not included in user schematics


This part is intentionally left blank.

## PLL and GTR Power Filters

not included in user schematics

This part is intentionally left blank.








D

C


B

A

Module Connector A



Module Connector B




D

C

B

A

## Module Connector C



## IO Voltage Generation

when C connector is not present on base board  
not included in user schematics

This part is intentionally left blank.

D

C

B

A


D

C



B

A


DDR4 SDRAM



DDR4 Termination  
not included in user schematics



DDR4 Miscellaneous



D

C

B

A

D

C

B




A

DDR4 SDRAM

Bytes 4-5

Bytes 6-7

Byte 8 (ECC)



DDR4 Decoupling

not included in user schematics

This part is intentionally left blank.



D

C

B

A


D

C


B

A

GTR 100 MHz Oscillator




RTC Crystal




Oscillator Power Filters

not included in user schematics

GTR 27 MHz Oscillator




USB 24 MHz Oscillator




This part is intentionally left blank.

PS 33.3 MHz Oscillator



ETH 25 MHz Oscillator



This part is intentionally left blank.

HD Bank Termination


optional

[4,8] IO_B48_L1_AD15_C12_P	R1207	100R	IO_B48_L1_AD15_B11_N
[4,8] IO_B48_L2_AD14_A12_P	R1208	DNE	IO_B48_L2_AD14_A11_N
[4,8] IO_B48_L3_AD13_B10_P	R1209	100R	IO_B48_L3_AD13_A10_N
[4,8] IO_B48_L4_AD12_D11_P	R1210	DNE	IO_B48_L4_AD12_C11_N
[4,8] IO_B48_L6_HDGC_E10_P	R1211	100R	IO_B48_L6_HDGC_D10_N
[4,8] IO_B48_L5_HDGC_E12_P	R1212	DNE	IO_B48_L5_HDGC_D12_N
[4,8] IO_B47_L1_AD11_B15_P	R1213	100R	IO_B47_L1_AD11_A15_N
[4,8] IO_B47_L2_AD10_B14_P	R1214	100R	IO_B47_L2_AD10_A14_N
[4,8] IO_B47_L3_AD9_B13_P	R1215	100R	IO_B47_L3_AD9_A13_N
[4,8] IO_B47_L4_AD8_C14_P	R1216	DNE	IO_B47_L4_AD8_C13_N
[4,8] IO_B47_L5_HDGC_AD7_D15_P	R1217	100R	IO_B47_L5_HDGC_AD7_D14_N
[4,8] IO_B47_L6_HDGC_AD6_E14_P	R1218	DNE	IO_B47_L6_HDGC_AD6_E13_N

[4,8] IO_B48_L7_HDGC_F12_P	R1224	100R	IO_B48_L7_HDGC_F11_N
[4,8] IO_B48_L8_HDGC_G10_P	R1225	DNE	IO_B48_L8_HDGC_F10_N
[4,8] IO_B48_L9_AD11_K13_P	R1226	100R	IO_B48_L9_AD11_K12_N
[4,8] IO_B48_L10_AD10_H12_P	R1227	DNE	IO_B48_L10_AD10_G11_N
[4,8] IO_B48_L11_AD9_J12_P	R1228	100R	IO_B48_L11_AD9_H11_N
[4,8] IO_B48_L12_AD8_J11_P	R1229	DNE	IO_B48_L12_AD8_J10_N
[4,8] IO_B47_L7_HDGC_AD5_F15_P	R1230	100R	IO_B47_L7_HDGC_AD5_E15_N
[4,8] IO_B47_L8_HDGC_AD4_G13_P	R1231	DNE	IO_B47_L8_HDGC_AD4_F13_N
[4,8] IO_B47_L9_AD3_G15_P	R1232	100R	IO_B47_L9_AD3_G14_N
[4,8] IO_B47_L10_AD2_K15_P	R1233	DNE	IO_B47_L10_AD2_J15_N
[4,8] IO_B47_L11_AD1_K14_P	R1234	100R	IO_B47_L11_AD1_J14_N
[4,8] IO_B47_L12_AD0_H14_P	R1235	DNE	IO_B47_L12_AD0_H13_N

# Gigabit Ethernet PHY 0

not available when using PS PCIe



MODE<3:0> = 1110 -> RGMII, all capabilities


LED\_Mode Pull up = Single LED

PhyAddress <2:0> = 011 -> 3

LED1 and LED2 are active low

# Gigabit Ethernet PHY 1

not available when using USB1



MODE<3:0> = 1110 -> RGMII, all capabilities

LED\_Mode Pull up = Single LED

PhyAddress <2:0> = 111 -> 7

LED1 and LED2 are active low

# Ethernet Power Filters

not included in user schematics

This part is intentionally left blank.



Copyright	© 2020 by Enclustra GmbH	Sheet Name	13_GIGABIT_ETHERNET_PHYS	Customer No	0000	Revision	R4.1	DNE = do not equip	Confidential
Company	Enclustra FPGA Solution Center	Project	Mercury+ XU1	Project No	437	Designed	MHEI	Date	4 Feb 2020
								Sheet/sheets	13 / 22

D

C

B

A

D


C

B


A

# USB 2.0 Device/Host PHY 0

A-Device ID=GND, B-Device ID=Float, Not Used ID=VDD33




# USB 2.0 Host/Device Mode




# USB 2.0 Power Decoupling

not included in user schematics





# USB 2.0 Host PHY 1

not available when using Ethernet 1



# USB 2.0 VBUS Detect







D

D

C

C

B


B

A


A

# Quad SPI Flash

pin compatible with Micron N25Q512A11G1240F  
Micron requires VCC\_FLASH = 1.8V




# eMMC Flash




# Quad SPI Power

not included in user schematics



# eMMC Power

not included in user schematics



# Dual Buck Converter

channel 1: 3.3V 6A 5% channel 2: 1.2V 6A 5%  
not included in user schematics

This part is intentionally left blank.

## DC / DC Converter 0.85/0.9V/0.72 35A 3%

not included in user schematics

This part is intentionally left blank.

## Supported Voltage Ranges

Power Rail	Direction	Range	Tolerance
VCC_MOD	input	5 - 15V	±5%
VCC_CFG_MIO	input	1.8 - 3.3V	±5%
VCC_IO_B47	input	1.2 - 3.3V	±5%
VCC_IO_B48	input	1.2 - 3.3V	±5%
VCC_IO_B64	input	1.0 - 1.8V	±5%
VCC_IO_B65	input	1.0 - 1.8V	±5%
VCC_IO_B66	input	1.0 - 1.8V	±5%
VCC_BAT	input	2.7 - 3.6V *	-
VCC_1V8	output	1.8V	±5%
VCC_2V5	output	2.5V	±5%
VCC_3V3	output	3.3V	±5%

When using VCC\_IO\_B47, VCC\_IO\_B48 at 3.3V, the tolerance is -5% +3%.

When using VCC\_IO\_B64 below 1.2V, the level shifted signals of bank 64 are not operational.

When using VCC\_IO\_B66 below 1.8V, the I2C bus on bank 66 is not operational.

\* Voltage range valid for LDO assembly option for VCC\_BAT\_FPGA (default assembly variant)

## Input Power Filter

not included in user schematics

This part is intentionally left blank.

## LDO 5.0V 0.15A

not included in user schematics

This part is intentionally left blank.



Copyright	© 2020 by Enclustra GmbH	Sheet Name	17_POWER_INT_3.3V_1.2V_5.0V	Customer No	0000	Revision	R4.1	DNE = do not equip	Confidential		
Company	Enclustra FPGA Solution Center	Project	Mercury+ XU1	Project No	437	Designed	MHEI	Date	4 Feb 2020	Sheet/sheets	17 / 22

6

Dual Buck Converter

channel 1: 0.85/0.9V 6A 3%   channel 2: 0.9V 6A 3%

not included in user schematics

This part is intentionally left blank.

LDO 2.5V 0.5A

not included in user schematics

This part is intentionally left blank.

Power Converter Synchronization

not included in user schematics

This part is intentionally left blank.

DDR4 Termination Voltage Regulator

not included in user schematics

This part is intentionally left blank.

VCC\_1V8

R1820

10k

U1805

B0

B1

SEL

GND

VCC

74LVC1G3157FZ4-7

PWR\_SYNC

LED2#

PWR\_SYNC\_EN#

3

1

6

2

5

4

LED2#\_PWR\_SYNC

[4]

DDR4 VREF Decoupling

not included in user schematics

This part is intentionally left blank.

D

C

B


A

D

C

B

A

	Copyright	© 2020 by Enclustra GmbH	Sheet Name	18_POWER_PSINT_0.9V_2.5V_VTT	Customer No	0000	Revision	R4.1	DNE = do not equip	Confidential	
	Company	Enclustra FPGA Solution Center	Project	Mercury+ XU1	Project No	437	Designed	MHEI	Date	4 Feb 2020	Sheet/sheets

## Buck Converter 1.8V


1.8V 3A 3%  
not included in user schematics

LDO 1.2V 10 mA

not included in user schematics

This part is intentionally left blank.

## Voltage Monitoring



## Voltage Reference

This part is intentionally left blank.

# FPGA I/O Over-Voltage Protection

not included in user schematics


## LDO 0.85V 0.5A

only used for -1LI, -2LE and -3E speed grade SoC FPGAs  
not included in user schematics

This part is intentionally left blank.



Copyright	© 2020 by Enclustra GmbH	Sheet Name	19_POWER_1.8V_0.85V_BAT	Customer No	0000	Revision	R4.1	DNE = do not equip	Confidential		
Company	Enclustra FPGA Solution Center	Project	Mercury+ XU1	Project No	437	Designed	MHEI	Date	4 Feb 2020	Sheet/sheets	19 / 22



D

D

C

C

Assembly Variants

B

B

A

A

FPGA	DDR4	DDR4ECC	eMMC	Ethernet PHY	OSC27	OSC24	MGT_SEL	SEC_EEPROM	
<div><div>Part</div><div>U200A XCZU6CG-1FFVC900E EN102377</div></div> <div><div>Part</div><div>U200B XCZU6EG-1FFVC900I EN101561</div></div> <div><div>Part</div><div>U200C XCZU9EG-1FFVC900E EN102616</div></div> <div><div>Part</div><div>U200D XCZU9EG-2FFVC900I EN101562</div></div> <div><div>Part</div><div>U200E XCZU9EG-3FFVC900E EN102113</div></div> <div><div>Part</div><div>U200F XCZU15EG-1FFVC900E EN102609</div></div> <div><div>Part</div><div>U200G XCZU15EG-2FFVC900I EN101957</div></div>	<div><div>Part</div><div>U1000A:1 H5AN4G6NAFR-UHC EN101655 U1000A:2 MT40A256M16GE-083E EN101632</div></div> <div><div>Part</div><div>U1001A:1 H5AN4G6NAFR-UHC EN101655 U1001A:2 MT40A256M16GE-083E EN101632</div></div> <div><div>Part</div><div>U1100A:1 H5AN4G6NAFR-UHC EN101655 U1100A:2 MT40A256M16GE-083E EN101632</div></div> <div><div>Part</div><div>U1101A:1 H5AN4G6NAFR-UHC EN101655 U1101A:2 MT40A256M16GE-083E EN101632</div></div>	<div><div>Part</div><div>U1000B K4A4G165WE-BIRC EN101868</div></div> <div><div>Part</div><div>U1001B K4A4G165WE-BIRC EN101868</div></div> <div><div>Part</div><div>U1100B K4A4G165WE-BIRC EN101868</div></div> <div><div>Part</div><div>U1101B K4A4G165WE-BIRC EN101868</div></div>	<div><div>Part</div><div>U1000C K4A8G165WB-BIRC EN101979</div></div> <div><div>Part</div><div>U1001C K4A8G165WB-BIRC EN101979</div></div> <div><div>Part</div><div>U1100C K4A8G165WB-BIRC EN101979</div></div> <div><div>Part</div><div>U1101C K4A8G165WB-BIRC EN101979</div></div>	<div><div>Part</div><div>U1601A H26M52208FPRI EN101865</div></div> <div><div>Part</div><div>U1601B EMMC16G-1B29-PZ90 EN102591</div></div>	<div><div>Part</div><div>U1300A KSZ9031RNXIA EN101934</div></div> <div><div>Part</div><div>U1300B KSZ9031RNXCA EN100202</div></div> <div><div>Part</div><div>U1301A KSZ9031RNXIA EN101934</div></div> <div><div>Part</div><div>U1301B KSZ9031RNXCA EN100202</div></div>	<div><div>Part</div><div>Y1201A ASEMPC-27.000MHZ-LR-T EN101608</div></div> <div><div>Part</div><div>Y1201B ASEMPC-27.000MHZ-XR-T EN101609</div></div>	<div><div>Part</div><div>Y1203A ASDMB-24.000MHZ-LC-T EN101221</div></div> <div><div>Part</div><div>Y1203B ASEMB-24.000MHZ-LC-T EN101187</div></div>	<div>R207, R209, R211, R213, R215, R217, R219, R221, R223, R225 or R208, R210, R212, R214, R216, R218, R220, R222, R224, R226</div>	<div><div>Part</div><div>U1504A ATSHA204A-MAHDA-T EN100827</div></div> <div><div>Part</div><div>U1504B DS28CN01U-A00+- EN100280</div></div>



D

D

C

C

B

B

A

A

Component Variants

OSC25	OSC33	OSC100	L0U68	L2U2	L_VCC_INT	L1U5	LDO_0V85	USB_VBUS	VCC_PSINT_0V9	VCC_INT_A	VCC_INT_B
<div><div>Part</div><div>Y1204A ASDMB-25.000MHZ-LC-T EN101588</div></div> <div><div>Part</div><div>Y1204B ASEMB_25.000MHZ-LC-T EN101589</div></div>	<div><div>Part</div><div>Y1202A ASDMB_33.333MHZ-LC-T EN100285</div></div> <div><div>Part</div><div>Y1202B ASEMB_33.333MHZ-LC-T EN100914</div></div>	<div><div>Part</div><div>Y1200A ASDMPLV-100.000MHZ-LR-T3 EN101610</div></div> <div><div>Part</div><div>Y1200B ASFLMPLV-100.000MHZ-LR-T EN101611</div></div>	<div><div>Part</div><div>L1703A 0.68uH EN102112</div></div> <div><div>Part</div><div>L1703B 0.68uH EN102445</div></div> <div><div>Part</div><div>L1800A 0.68uH EN102112</div></div> <div><div>Part</div><div>L1800B 0.68uH EN102445</div></div> <div><div>Part</div><div>L1801A 0.68uH EN102112</div></div> <div><div>Part</div><div>L1801B 0.68uH EN102445</div></div>	<div><div>Part</div><div>L1900A 2u2 EN102185</div></div> <div><div>Part</div><div>L1900B 2u2 EN102208</div></div> <div><div>Part</div><div>L1900C 2u2 EN101680</div></div>	<div><div>Part</div><div>L1702A 0u1 EN102190</div></div> <div><div>Part</div><div>L1702B 220n EN102189</div></div>	<div><div>Part</div><div>L1700A 1u5 EN102613</div></div> <div><div>Part</div><div>L1700B 1u5 EN102207</div></div>	R1912 - R1913, U1905 or R1909	<div><div>Part</div><div>Q1400A DMC2038LVT EN100503</div></div> <div><div>Part</div><div>Q1400B DMC2053UVT-7 EN102320</div></div> <div><div>Part</div><div>Q1400C DMC2057UVT-7 EN102321</div></div>	R1824, R1804 for 0.9V or R1800 for 0.85V	<div><div>Part</div><div>R1725A 10k EN101365</div></div> <div><div>Part</div><div>R1725B 47k EN101397</div></div>	<div><div>Part</div><div>R1727A 4k7 EN101399</div></div> <div><div>Part</div><div>R1727B 100R EN101363</div></div>

Assembly Variants

OSC25	OSC33	OSC100	L0U68	L2U2	L_VCC_INT	L1U5	LDO_0V85	USB_VBUS	VCC_PSINT_0V9	VCC_INT_A	VCC_INT_B
<div><div>Option</div><div>EN102601:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102600:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102372:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102614:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102602:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102373:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102603:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102374:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102604:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102375:10 OSC25 EN101588</div></div> <div><div>Option</div><div>EN102376:10 OSC25 EN101588</div></div>	<div><div>Option</div><div>EN102601:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102600:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102372:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102614:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102602:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102373:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102603:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102374:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102604:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102375:11 OSC33 EN100914</div></div> <div><div>Option</div><div>EN102376:11 OSC33 EN100914</div></div>	<div><div>Option</div><div>EN102601:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102600:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102372:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102614:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102602:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102373:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102603:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102374:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102604:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102375:12 OSC100 EN101610</div></div> <div><div>Option</div><div>EN102376:12 OSC100 EN101610</div></div>	<div><div>Option</div><div>EN102601:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102600:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102372:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102614:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102602:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102373:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102603:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102374:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102604:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102375:13 L0U68 EN102112</div></div> <div><div>Option</div><div>EN102376:13 L0U68 EN102112</div></div>	<div><div>Option</div><div>EN102601:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102600:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102372:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102614:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102602:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102373:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102603:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102374:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102604:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102375:14 L2U2 EN101680</div></div> <div><div>Option</div><div>EN102376:14 L2U2 EN101680</div></div>	<div><div>Option</div><div>EN102601:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102600:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102372:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102614:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102602:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102373:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102603:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102374:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102604:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102375:15 L_VCC_INT EN102189</div></div> <div><div>Option</div><div>EN102376:15 L_VCC_INT EN102189</div></div>	<div><div>Option</div><div>EN102601:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102600:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102372:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102614:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102602:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102373:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102603:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102374:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102604:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102375:16 L1U5 EN102207</div></div> <div><div>Option</div><div>EN102376:16 L1U5 EN102207</div></div>	<div><div>Option</div><div>EN102601:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102600:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102372:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102614:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102602:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102373:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102603:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102374:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102604:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102375:17 LDO_0V85 DNE</div></div> <div><div>Option</div><div>EN102376:17 LDO_0V85 DNE</div></div>	<div><div>Option</div><div>EN102601:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102600:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102372:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102614:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102602:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102373:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102603:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102374:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102604:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102375:18 USB_VBUS EN100503</div></div> <div><div>Option</div><div>EN102376:18 USB_VBUS EN100503</div></div>	<div><div>Option</div><div>EN102601:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102600:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102372:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102614:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102602:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102373:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102603:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102374:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102604:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102375:19 VCC_PSINT_0V9 DNE</div></div> <div><div>Option</div><div>EN102376:19 VCC_PSINT_0V9 DNE</div></div>	<div><div>Option</div><div>EN102601:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102600:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102372:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102614:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102602:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102373:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102603:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102374:20 VCC_INT_A EN101397</div></div> <div><div>Option</div><div>EN102604:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102375:20 VCC_INT_A EN101365</div></div> <div><div>Option</div><div>EN102376:20 VCC_INT_A EN101365</div></div>	<div><div>Option</div><div>EN102601:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102600:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102372:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102614:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102602:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102373:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102603:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102374:21 VCC_INT_B EN101363</div></div> <div><div>Option</div><div>EN102604:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102375:21 VCC_INT_B EN101399</div></div> <div><div>Option</div><div>EN102376:21 VCC_INT_B EN101399</div></div>