

1. Given an SMP system with 3 CPUs, each with its own cache memory initially empty. To keep caches coherent the system uses a Snoopy-based write-invalidate MSI coherence protocol. Assuming the following sequence of memory instructions all accessing the same memory direction: r1, w1, r2, w3, r2, w1, w2, r3, r2, r1 (where rx indicates read by processor x and wy write by processor y, inill in the table indicating including the CPU event (PrRd, PrWr), Bus transactions (BussRd, BusRdX, BusUpgr, Flush) and state of the cache line (M, S, I) in each cache memory after each access to memory. In the observations column indicate who is providing the line when a cache requires it and when main memory is updated.

What would change in the table if a MESI protocol is used instead of the original MSI?

Memory	CPU		Bus	Cache Line State		tate	
Access	event	hit/miss	transaction(s)	Cache1	Cache2	Cache3	Observations
r1	PrRd	Miss	BusRd	snared	_	_	
w1	8rWr	Hit	Bus Upgr	H	_	_	
r2	PrRd	miss	Bus Rd2F1	shared	shared	_	
w3	PrWr	Miss	Bus Rdx	I	I	М	
r2	PrRd	Zeim	BW R43/f3	I	S	S	
w1	Prwr	Niss	Bus Rd X	m	1	١	
w2	Prwr	miss	BWAdx2/F1	·	M	1	
r3	ARA	miss	BW Rd 3/72	l	S	2	
r2	Prrd	hit		1	S	2	
r1	PIRO	22im	BwRd	2	2	S	5> 2008 207





6. Given the following code excerpt including OpenMP directives:


```
int vector[N];
typedef struct {
    int even = 0;
    int odd = 0;
    int dummy[PAD];
} count[NUM_THREADS];

...

#pragma omp parallel
{
    int id = omp_get_thread_num();
    int nt = omp_get_num_threads();
    for (int ii=id*CHUNK; ii < N; ii += nt*CHUNK)
        for (int i=ii; i < min(N, ii+CHUNK); i++)
            if (vector[i]%2) contar[id].odd++;
            else contar[id].even++;
}</pre>
```

in which each implicit task executes groups of consecutive CHUNK iterations in a round robin (cyclic) way. Assuming that each integer (int) variable occupies 4 bytes, a cache line occupies 32 bytes, and that the initial address of vector and count are aligned with the start of a cache line, we ask:

- (a) Compute the minimum value for constant PAD in the previous program in order to avoid false sharing during the execution of the parallel loop.
- (b) Compute the minimum value for constant CHUNK in order to improve spatial locality, within each thread, when reading the elements of vector.



Given the following C code:

```
#define N 16
int x[N];
...
#pragma omp parallel num_threads(4)
{
    int myid = omp_get_thread_num();
    int nths = omp_get_num_threads();
    int i_start = (N / nths) * myid;
    int i_end = i_start + N/nths;
    // FOR loop
    for (int i=i_start; i<i_end; i++) x[i]=init();
}</pre>
```

and assuming that: 1) the Operating System decides the data allocation using a "first touch" policy at the memory page level and that each memory page contains a single memory line; 2) vector \mathbf{x} is the only variable that will be stored in memory (the rest of variables will be all in registers of the processors); 3) the initial address of vector \mathbf{x} is aligned with the start of a cache line; 4) the size of an int data type is 4 bytes; and 5) thread_i always executes on $core_i$, where i = [0-3], we ask you:

- (a) Compute the amount of bits taken by each snoopy to maintain the coherence between caches inside a NUMA node and, the amount of bits in each node directory to maintain the coherence among NUMA nodes.
- (b) Draw a picture that shows vector **x** and how many memory lines are necessary to store its elements, identifying the range of elements per memory line.
- (c) Assuming that all cache memories are empty at the beginning of the program, fill in the following trable with the information corresponding to each range of elements allocated per memory line once all threads arrive to the end of the parallel region: vector range, the Home node number, the presence bits, main memory line state (State in MM) corresponding to accesses to vector x, and the state of any copy (State in cache socket0-3 in the table) of those memory blocks in one or more caches of sockets 0 to 3.

Vector x	# Home	Presence	State	State in cache					
range	NUMA node	bits	in MM	socket0	socket1	socket2	socket3		
03	Ø	Ø 1	М	M	•	_	_		
47	Ø	Ø 1	М	_	M	_	,		
811	1	1 Ø	M	_	_	M	-		
12 15	1	1 \$	М	-	-	_	M		

- (d) Assuming the final previous state of the multiprocessor system with the presence bits and state for each cache and memory line, fill in the following table with the sequence of processor commands (Core), bus transactions within NUMA nodes (Snoopy), transactions between NUMA nodes (Directory), the presence bits, state for each cache and memory line, to keep cache coherence, AFTER the execution of each of the following sequence of commands:
 - i. $core_2$ reads the contents of x[2] ii. $core_2$ writes the contents of x[2]
 - iii. $core_1$ reads the contents of x[0]

		Coherence actions			Presence		State	State in cache			
ŀ	Command	Core	Snoopy	Directory	bit	s	in MM	socket0	socket1	socket2	socket3
_	core ₂ reads x[2]	PrRd	Bushdo /Flucho Fluch	Rd Req. 1→Ø DRepiy _{o→1}	1	1	S	S	-	2	_
	$core_2$ writes x[2]	WrRd			1	O	M			•	
-	$core_1$ reads $x[0]$	ARd									

(e) Given a new code where we are using only two threads and the iterations are executed by the threads in an interleaved way:

```
#pragma omp parallel num_threads(2)
{
   int myid = omp_get_thread_num();
   int nths = omp_get_num_threads();

   // FOR loop
   for (int i = myid; i < N; i += nths) x[i] = init();
}</pre>
```

Assuming that threads 0 and 1 alternately execute the first 4 iterations in the time. What is the number of BusRdx that will be produced? Why is this happening?

