ECE 552 Final Project Report

Team 9: Alex Moy, Nick Cook, Marshall Lang

Overview


Our design is similar to the appearance of the one presented in the textbook. We tried to keep the CPU module as clean as possible and have more of the lower level logic inside of its respective modules wherever possible. The main CPU module contains instantiations of lower level modules, multiplexing for inputs of modules, and some other basic logic like sign extension. The lower level modules instantiated by the CPU module are:

- Four pipeline registers
- A program counter
- Instruction and data caches
- A register file
- An ALU
- A register to hold stable ALU flags
- An adder for incrementing the program counter
- An adder for relative branching
- A module for computing control signals based on the instruction
- A module for determining if the program counter branches based on ALU flags
- A hazard detection unit
- A data forwarding unit
- A main memory


- A cache fill FSM
- An interface for moving data between the caches, the main memory, and the FSM

Datapath


IF/ID Stage




ID/EX Stage




EX/MEM Stage



MEM/WB Stage



Cache Fill FSM / Cache-Memory Interface



Responsibilities

Team Member	Responsibilities	
Alex Moy	High level interconnectivity of design, initial datapath and modules, cache fsm, debugging, PC control, instruction decoding	
Nick Cook	Cache modules and logic, CLA adder, RED module, ALU module, debugging	
Marshall Lang	Stage 2 and 3 datapath, mem_cache_interface, pipeline registers, shifter module, debugging, hazard detection unit, forwarding unit	

Special Features

One special feature with our design was that we abstracted our cache module so that we could instantiate both the instruction and data caches with the same module. Another thing we did was for every instruction, besides the branch and memory access instructions, we performed their computations inside of our ALU. We used a 4-bit opcode to determine the operation and had shifters, CLA adders, and all other necessary modules inside of our ALU module. We ran into problems during stage 3 when trying to hook up our cache modules. This was because the logic going to the read and write enables for the cache was cyclical, so it was causing Modelsim to stop execution of the testbench. This confused us for a while until we went through and reworked all of the logic required for those signals.

Completeness

For our stage 1 submission, we didn't have the correct results for tests 2 and 3, so before we started stage 2 we went and debugged ours with the correct outputs for

those tests that were provided. Once our stage 1 worked, we moved on to the pipelined implementation of our design. We got two points off of test 3, we believe due to some intermediate values being written to registers, but otherwise our stage 2 design was working well. For stage 3, we obtained the correct results for each test during the demo, but our PC value was off for test 4 and the instruction counts for each test were abnormally large. Because of this, we went and debugged again as well as connecting the correct signals to the testbench so that the plog and ptrace files would match up with what we would be graded against.

Testing

For testing our design, we would run the testbench and look at each module we created, figuring out what the correct outputs should be and determining whether or not we got those results. If we did, then we would move on to the next module and verify each one until determining if we got the correct results on a higher level. If we didn't get the correct results then we would rethink our logic for that module and fix it before moving on. We also manually computed the results for most of the tests to match the outputs we were getting to what we expected to get.

Results

Test #	Results	Cycle Count
1	Correct	42
2	Correct	53
3	Correct	54

4	Correct	105

We also had some trouble connecting the appropriate signals to the test bench because those signals did not exist in our design, so modifying the existing signals to fit those expectations was challenging. We reach the correct result for test 4, but our PC got messed up at some point due to a bad branch. We were unable to determine the actual cause of this problem.

Extra Credit

We did not have time to implement any extra credit.