```
2.
   LIBRARY IEEE;
3. USE IEEE.STD LOGIC 1164.ALL;
4. USE IEEE.STD_LOGIC_ARITH.ALL;
5. USE IEEE.STD_LOGIC_UNSIGNED.ALL;
6.
7. ENTITY my_scomp_v0_0 IS
8. PORT ( reloj : IN STD LOGIC;
9.
                     reset : IN STD LOGIC;
                      IR_out: out std_logic_vector(15 downto 0);
10.
11.
                      AC_out: out std_logic_vector(15 downto 0);
12.
                      PC_out : out std_logic_vector(7 downto 0);
13.
                      IO input : in std logic vector(7 DOWNTO 0);
                      IO_output : out std_logic_vector(7 DOWNTO 0)
14.
15.
16. END my_scomp_v0_0;
17.
18. ARCHITECTURE rtl OF my scomp v0 0 IS
19.
20.
             SIGNAL MEMq, MEMdata: STD_LOGIC_VECTOR(15 DOWNTO 0 );
21.
             SIGNAL MEMadr : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
22.
             SIGNAL MEMwe : STD LOGIC;
23.
24.
             -- Declaracion del IP core ram_256_x_16
25.
26.
                     Memoria RAM de un puerto, 256 palabras, 16 bits por palabra,
27.
                     Entradas de datos, direcciones y control de memoria REGISTRADAS,
28.
             --
                     Salida NO REGISTRADA
29.
                     Fichero de inicializacion: programa.mif
30.
31.
32.
             component IP ram 256 x 16
33.
             PORT
34.
             (
                                       : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
35.
                     address
36.
                      clock
                                       : IN STD_LOGIC := '1';
37.
                      data
                                       : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
                                       : IN STD LOGIC ;
38.
                      wren
                                       : OUT STD LOGIC VECTOR (15 DOWNTO 0)
39.
40.
             );
41.
             end component;
42.
43.
44.
             -- Declaracion del componente con versión inicial del procesador
45.
46.
             COMPONENT procesador_v2_3 is
47.
48.
             PORT( clock : IN STD_LOGIC;
49.
                     reset : IN STD_LOGIC;
50.
                      AC out : out std logic vector(15 downto 0);
51.
                      IR out : out std logic vector(15 downto 0);
52.
                      PC_out : out std_logic_vector(7 downto 0);
53.
                      MEMq : in std_logic_vector(15 downto 0);
54.
                      MEMdata: out std_logic_vector(15 downto 0);
                      MEMwe : out std_logic;
55.
                      MEMadr : out std_logic_vector(7 downto 0);
56.
57.
                      IO input : in std logic vector(7 DOWNTO 0);
58.
                      IO output : out std logic vector(7 DOWNTO 0)
59.
             );
60.
             END COMPONENT;
61.
62.
             BEGIN
63.
             -- Instancia denominada MEM del IP core ram_256_x_16
64.
65.
66.
             MEM: IP_ram_256_x_16 PORT MAP (
67.
68.
                      address => MEMadr,
69.
                      clock
                               => reloj,
70.
                     data
                               => MEMdata,
71.
                      wren
                               => MEMwe,
72.
                               => MEMa
73.
             );
74.
75.
76.
             -- Instancia denominada PROC de la version inicial del procesador
```

```
77.
              PROC: procesador_v2_3 PORT MAP (
          clock => reloj,
          reset => reset,
78.
79.
80.
                            AC_out => AC_out,
IR_out => IR_out,
PC_out => PC_out,
MEMq => MEMq,
81.
82.
83.
84.
                             MEMdata => MEMdata,
85.
86.
                             MEMwe => MEMwe,
                             MEMadr => MEMadr,
87.
88.
                            IO_input => IO_input,
                             IO_output => IO_output
89.
90.
              );
91.
92.
93.
94. END rtl;
```

```
1. -- Descripción de una procesador que ejecuta cuatro instrucciones.
2.
    -- Basado en ejemplo de Hamblen, J.O., Hall T.S., Furman, M.D.:
3.
   -- Rapid Prototyping of Digital Systems : SOPC Edition, Springer 2008.
4. -- (Capítulo 9)
5.
6.
7. LIBRARY IEEE;
8. USE IEEE.STD_LOGIC_1164.ALL;
9. USE IEEE.STD_LOGIC_ARITH.ALL;
10. USE IEEE.STD_LOGIC_UNSIGNED.ALL;
11.
12. ENTITY procesador_v2_3 IS
13. PORT ( clock : IN STD LOGIC;
14.
                     reset : IN STD LOGIC;
15.
                      AC_out : out std_logic_vector(15 downto 0);
16.
                      IR_out : out std_logic_vector(15 downto 0);
17.
                      PC_out : out std_logic_vector(7 downto 0);
18.
                      MEMq : in std logic vector(15 downto 0);
19.
                      MEMdata: out std logic vector (15 downto 0);
20.
                      MEMwe : out std logic;
21.
                      MEMadr : out std_logic_vector(7 downto 0);
22.
                      IO input : in std logic vector(7 DOWNTO 0);
23.
                      IO_output : out std_logic_vector(7 DOWNTO 0)
24.
25. END procesador_v2_3;
26.
27. ARCHITECTURE rtl OF procesador v2 3 IS
28.
             TYPE STATE_TYPE IS ( reset_pc, fetch1, decode, add1, add2, sub1, sub2,
29.
                                                                           nand1, nand2, jneg, jpos,
   jzero, load1, store0, store1,
30.
                                                                            shiftl, shiftr, ins in,
  ins out, jump);
31.
             SIGNAL state: STATE TYPE;
             SIGNAL IR, AC, TEMP: STD LOGIC VECTOR(15 DOWNTO 0);
32.
             SIGNAL IO_IN, IO_OUT: STD_LOGIC VECTOR(7 DOWNTO 0);
33.
34.
             SIGNAL PC : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
35.
36.
            BEGIN
37.
38.
39.
             -- Asignaciones a puertos de salida
40.
            AC out <= AC;
41.
42.
             IR out <= IR;</pre>
43.
             PC out <= PC;
44.
             IO output <= IO OUT;
             IO_IN <= IO_input;</pre>
45.
46.
47.
48. FSMD: PROCESS ( CLOCK, RESET, state, PC, AC, IR, TEMP, IO IN, IO OUT )
49.
50. BEGIN
51.
52. -- Asignaciones a REGISTROS en datapath y MAQUINA DE ESTADOS de la unidad de control
53. IF reset = '1' THEN
54.
             state <= reset_pc;</pre>
55.
             ELSIF clock'EVENT AND clock = '1' THEN
             CASE state IS
56.
                      ate IS
WHEN reset_pc =>

""" <= "00000000";
57.
58.
59.
                               AC <= "000000000000000";
                              state <= fetch1;
61.
                      WHEN fetch1 =>
62.
                              IR <= MEMq;
63.
                               PC <= PC + 1;
64.
                              state <= decode;
65.
                      WHEN decode =>
66.
                               CASE IR ( 15 DOWNTO 8 ) IS
67.
                                        WHEN "00000000" =>
68.
                                                state <= add1;
                                        WHEN "00000001" =>
69.
70.
                                                state <= store0;
71.
                                        WHEN "00000010" =>
72.
                                                state <= load1;
                                        WHEN "00000011" =>
73.
74.
                                                state <= jump;
```

```
75.
                                        WHEN "00000100" =>
76.
                                                state <= sub1;
                                        WHEN "00000101" =>
77.
78.
                                                state <= nand1;
79.
                                        WHEN "00000110" =>
80.
                                                state <= jneg;
                                        WHEN "00000111" =>
81.
82.
                                                state <= jpos;
                                        WHEN "00001000" =>
83.
84.
                                                state <= jzero;
                                        WHEN "00001001" =>
85.
86.
                                                state <= shiftl;
87.
                                        WHEN "00001010" =>
88.
                                                state <= shiftr;
                                        WHEN "00001011" =>
89.
90.
                                                state <= ins_in;
91.
                                        WHEN "00001100" =>
                                                state <= ins_out;
92.
93.
                                        WHEN OTHERS =>
94.
                                                state <= fetch1;
95.
                               END CASE;
                      WHEN add1 =>
97.
                              TEMP <= MEMa:
98.
                               state <= add2;
99.
                      WHEN add2 =>
100.
                              AC <= AC + TEMP;
101.
                              state <= fetch1;
102
                      WHEN store0 =>
103.
                              state <= store1;
104.
                      WHEN store1 =>
105.
                              state <= fetch1:
106.
                      WHEN load1 =>
107.
                              AC <= MEMq;
108.
                              state <= fetch1;
                      WHEN jump =>
109.
110.
                               PC \le IR(7 DOWNTO 0);
111.
                              state <= fetch1;
112.
                      WHEN jneg =>
                               IF AC (15) = '1' THEN
113.
114.
                                       PC \le IR(7 DOWNTO 0);
115.
                               END IF;
116.
                               state <= fetch1;
                      WHEN jpos =>
117.
                               IF AC(15) = '0' AND AC > 0 THEN
118.
119.
                                       PC \le IR(7 DOWNTO 0);
120.
                               END IF;
121.
                               state <= fetch1;
122.
                      WHEN jzero =>
123.
                              IF AC = "000000000000000" THEN
                                       PC <= IR(7 DOWNTO 0);</pre>
124.
125.
                               END IF:
126.
                               state <= fetch1;
127.
                      WHEN sub1 =>
128.
                              TEMP <= MEMq;
129.
                              state <= sub2;
130.
                      WHEN sub2 =>
131.
                              AC <= AC - TEMP;
132.
                              state <= fetch1;
133.
                      WHEN nand1 =>
134.
                              TEMP <= MEMq;
135.
                               state <= nand2;
                      WHEN nand2 =>
136.
137.
                              AC <= AC NAND TEMP;
138.
                               state <= fetch1;
139.
                      WHEN shiftl =>
                              AC <= SHL(AC, IR(7 DOWNTO 0));
140.
141.
                               state <= fetch1;
                      WHEN shiftr =>
142.
143.
                              AC <= SHR(AC, IR(7 DOWNTO 0));
144.
                              state <= fetch1;
                      WHEN ins_in =>
145.
                               IF IR(0) = '0' THEN
146.
147.
                                       AC(7 DOWNTO 0) <= IO_IN;
148.
                               ELSE
                                       AC (15 \text{ DOWNTO } 8) \le \text{IO IN};
149.
                               END IF:
150.
```

```
151.
                               state <= fetch1;
152.
                      WHEN ins out =>
153.
                               154.
                                        IO_OUT <= AC(7 DOWNTO 0);</pre>
155.
                                ELSE
                                        IO_OUT <= AC(15 DOWNTO 8);</pre>
156.
157.
                               END IF:
158.
                               state <= fetch1;
159.
                      WHEN OTHERS =>
160.
                               state <= fetch1;
              END CASE:
161.
162.
             END IF;
164. -- Asignaciones a BUSES de entrada a MEMORIA (Direcciones, Datos y control de escritura)
165.
166.
             CASE state IS
167.
                      WHEN reset_pc =>
                               MEMadr <= "00000000";
168.
                               MEMwe <= '0';
169.
                               MEMdata <= (others =>'-');
170.
171.
                       WHEN ins_in | ins_out | shiftl | shiftr | add2 | store1 | load1 | sub2 | nand2 =>
172.
                               MEMadr <= PC;
                               MEMwe <= '0';
173.
                               MEMdata <= (others =>'-');
174.
175.
                      WHEN jneg =>
176.
                               IF AC(15) = '1' THEN
                                        MEMadr <= IR(7 downto 0);</pre>
177.
                                         MEMwe <= '0';
178.
179.
                                         MEMdata <= (others => '-');
180.
                                ELSE
181.
                                         MEMadr <= PC:
                                         MEMwe <= '0';
182.
183.
                                         MEMdata <= (others =>'-');
184.
                               END IF;
                      when jpos =>
185.
                               IF AC (15) = '0' AND AC > 0 THEN
186.
187.
                                         MEMadr <= IR(7 downto 0);</pre>
                                         MEMwe <= '0';
188.
                                         MEMdata <= (others => '-');
189.
190.
                               ELSE
191.
                                         MEMadr <= PC;
192.
                                         MEMwe <= '0';
                                         MEMdata <= (others =>'-');
193.
194.
                               END IF:
195.
                      WHEN jzero =>
                               IF AC = "000000000000000" THEN
196.
                                         MEMadr <= IR(7 downto 0);</pre>
197.
                                         MEMwe <= '0';
198.
199.
                                         MEMdata <= (others => '-');
200.
                                ELSE
201.
                                         MEMadr <= PC;
                                         MEMwe <= '0';
202.
203.
                                         \texttt{MEMdata} <= (\textbf{others} => \texttt{'-'});
204.
                               END IF;
205.
                      WHEN store0 =>
                               MEMadr <= IR(7 downto 0);</pre>
206.
207.
                                MEMwe <= '1';
208.
                               MEMdata <= AC;
                      WHEN others => -- fetch, decode, add1, sub1, nand1, jump
209.
210.
                               MEMadr <= IR(7 downto 0);</pre>
211.
                                MEMwe <= '0';
                               MEMdata <= (others =>'-');
212.
213.
             end case;
214.
215. END PROCESS;
216.
217.
218. END rtl:
```