Add Word ADD

5 0	ADD	100000	9
9			
10	0	00000	٧
Ξ			
15	7	DI .	٧
16 15			
20	1	=	٠
21			
26 25	•	<u>s</u>	٧
26			
	SPECIAL	000000	9
31	L		

Format: ADD rd, rs, rt

MIPS32

Purpose:

To add 32-bit integers. If an overflow occurs, then trap.

Description: GPR[rd] \leftarrow GPR[rs] + GPR[rt]

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and
 an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rd.

Restrictions:

None

Operation:

```
temp ← (GPR[rs131||GPR[rs131...0) + (GPR[rt1]31||GPR[rt1]31...0)
if temp32 ≠ temp31 then
   SignalException(IntegerOverflow)
   SignalException(IntegerOverflow)
   Glse
   GPR[rd] ← temp
endif
```

Exceptions:

Integer Overflow

Programming Notes:

ADDU performs the same arithmetic operation but does not trap on overflow.

Add Immediate Word

ADDI

0	*** it ********************************	minediate	16
15			
20 16	1	u	S
25 21	***	ŝ	\$
1 26	ADDI	001000	9
33			

Format: ADDI rt, rs, immediate

MIPS32

Purpose:

To add a constant to a 32-bit integer. If overflow occurs, then trap.

```
Description: GPR[rt] " GPR[rs] + immediate
```

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and
 an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rt.

Restrictions:

None

Operation:

```
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31...0</sub>) + sign_extend(immediate)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
    SignalException(IntegerOverflow)
else
GPR[rt] ← temp
endif
```

Exceptions:

Integer Overflow

Programming Notes:

ADDIU performs the same arithmetic operation but does not trap on overflow.

MIPS32® Architecture For Programmers Volume II, Revision 2.50

Copyright © 2001-2003, 2005 MIPS Technologies Inc. All rights reserved.

AND And

5 0	AND	100100	9
9			
10	0	00000	¥
Ξ			
16 15	-	2	v
	ţ	11	ч
21 20			
25		13	v
26 25			
31	SPECIAL	0000000	9
			•

rs, rt Format: AND rd,

Purpose:

To do a bitwise logical AND

Description: GPR[rd] \leftarrow GPR[rs] AND GPR[rt]

The contents of GPR 13 are combined with the contents of GPR 11 in a bitwise logical AND operation. The result is placed into GPR rd.

Restrictions:

None

Operation:

$$GPR[rd] \leftarrow GPR[rs]$$
 and $GPR[rt]$

Exceptions:

None

Branch on Equal

BEQ

0			
	to Ho	011361	16
15			
20 16	t	=	5
21			
25	5	2	5
31 26	BEQ	0001000	9
			J

Format: BEQ rs, rt, offset

MIPS32

MIPS32

Purpose:

To compare GPRs then do a PC-relative conditional branch

Description: if GPR[rs] = GPR[rt] then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
\label{eq:condition} \begin{split} \text{target\_offset} \; \leftarrow \; \text{sign\_extend(offset} \; \left| \; \right| \; \; 0^2) \\ \text{condition} \; \leftarrow \; (\text{GPR[rs]} \; = \; \text{GPR[rt]}) \end{split}
                                                                                                                                                                \label{eq:pc} \text{PC} \,\leftarrow\, \text{PC} \,+\, \text{target\_offset} \text{endif}
                                                                                                              I+1: if condition then
          ä
```

Exceptions:

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is ± 128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BEQ r0, r0 offset, expressed as B offset, is the assembly idiom used to denote an unconditional branch.

Copyright © 2001-2003, 2005 MIPS Technologies Inc. All rights reserved.

Branch on Greater Than Zero BGTZ

16 15 0	10000	011861	16
20 16	0	00000	5
25 21	**	IS	5
31 26	BGTZ	000111	9

Format: BGTZ rs, offset

tt DG12 ts, Ottsec

Purpose:

To test a GPR then do a PC-relative conditional branch

Description: if GPR[rs] > 0 then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR 173 are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Operation:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

69 72

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

MIPS32® Architecture For Programmers Volume II, Revision 2.50

Branch on Less Than or Equal to Zero

BLEZ

0			
15	7-30	Offiset	16
20 16 15	0	00000	5
25 21	1	LS	5
31 26	BLEZ	000110	9
,			J

Format: BLEZ rs, offset

MIPS32

MIPS32

Purpose:

To test a GPR then do a PC-relative conditional branch

Description: if GPR[rs] < 0 then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BNE Branch on Not Equal

16 15 0	7 - 00	011861	16
20 16	1	1	5
25 21		S	5
31 26	BNE	000101	9

Format: BNE rs, rt, offset

Purpose:

To compare GPRs then do a PC-relative conditional branch

Description: if GPR[rs] ≠ GPR[rt] then branch

An 18-bit signed offset (the 16-bit offser field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
\label{eq:condition} \begin{split} \text{target\_offset} \; \leftarrow \; \text{sign\_extend(offset} \; || \; \; 0^2) \\ \text{condition} \; \leftarrow \; (\text{GPR[rs]} \neq \text{GPR[rt]}) \\ \text{if condition then} \\ \text{PC} \; \leftarrow \; \text{PC} \; + \; \text{target\_offset} \\ \text{endif} \end{split}
                                                                                                             1+1:
                         ä
```

Exceptions:

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

8

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

MIPS32® Architecture For Programmers Volume II, Revision 2.50

MIPS32® Architecture For Programmers Volume II, Revision 2.50

Divide Word

DIV

26	25	21 20 16	5 15	5 0
	IS	Ħ	0	DIV
			0000 0000 00	011010
	ď	S	10	9

rt Format: DIV rs,

MIPS32

MIPS32

Purpose:

To divide a 32-bit signed integers

Description: (HI, LO) \leftarrow GPR[rs] / GPR[rt]

The 32-bit word value in GPR r_3 is divided by the 32-bit value in GPR r_4 , treating both operands as signed values. The 32-bit quotient is placed into special register LO and the 32-bit remainder isplaced into special register HI.

No arithmetic exception occurs under any circumstances.

Restrictions:

If the divisor in GPR rt is zero, the arithmetic result value is UNPREDICTABLE.

Operation:

 $\begin{array}{lll} \mathbf{q} & \leftarrow \text{GPR}[\mathtt{rs}]_{31..0} \text{ div GPR}[\mathtt{rt}]_{31..0} \\ \mathtt{LO} & \leftarrow \mathbf{q} \\ \mathbf{r} & \leftarrow \text{GPR}[\mathtt{rs}]_{31..0} \text{ mod GPR}[\mathtt{rt}]_{31..0} \\ \mathtt{HI} & \leftarrow \mathbf{r} \end{array}$

Exceptions:

None

DIV Divide Word (cont.)

Programming Notes:

No arithmetic exception occurs under any circumstances. If divide-by-zero or overflow conditions are detected and some action taken, then the divide instruction is typically followed by additional instructions to check for a zero divisor and/or for overflow. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overflow is either a convention within the program itself, or more typically within the system software; one possibility is to take a BREAK exception with a code field value to signal the problem to the system software.

As an example, the C programming language in a UNIX® environment expects division by zero to either terminate the program or execute a program-specified signal handler. C does not expect overflow to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if a zero is detected. In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.

Historical Perspective:

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of quent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and the MFHI or MFLO is UNPREDICTABLE. Reads of the HI or LO special register must be separated from subse-

MIPS 32 and all subsequent levels of the architecture.

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

MIPS32® Architecture For Programmers Volume II, Revision 2.50

Jump

Format: J target

MIPS32

Purpose:

To branch within the current 256 MB-aligned region

Description:

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the instr_index field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself). Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
\mathbf{I+1:} \text{PC} \, \leftarrow \, \text{PC}_{\text{GPRLEN-1...28}} \, \mid \mid \, \text{instr\_index} \, \mid \mid \, 0^2
```

Exceptions:

None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset. This definition creates the following boundary case: When the jump instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.

123

JAL Jump and Link

0 instr index 56 25 56 000011 $_{
m JAL}$

Format: JAL target

MIPS32

Purpose:

To execute a procedure call within the current 256 MB-aligned region

Description:

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call.

The low 28 bits of the target address is the instr_index field shifted left 2 bits. The remaining upper bits are the corre-This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. sponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
\begin{array}{ll} \textbf{I:}~\text{GPR[31]} \leftarrow \text{PC} + 8 \\ \textbf{I+1:PC} & \leftarrow \text{PC}_{\text{GPRLEN-1...28}} \mid\mid \text{instr\_index} \mid\mid 0^2 \end{array}
```

Exceptions:

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset. This definition creates the following boundary case: When the branch instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.

MIPS32® Architecture For Programmers Volume II, Revision 2.50

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

139

Jump Register

띰

1	001000	9
hint		5
,	0000 0000 00	10
rs		5
	000000	9
	1	000

R S R Format:

MIPS32

Purpose:

To execute a branch to an instruction address in a register

Description: PC ← GPR[rs]

Jump to the effective target address in GPR 13. Execute the instruction following the jump, in the branch delay slot, before jumping. For processors that implement the MIPS16e ASE, set the ISA Mode bit to the value in GPR 13 bit 0. Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one

Restrictions:

The effective target address in GPR 1s must be naturally-aligned. For processors that do not implement the MIPS16e ASE, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction. For processors that do implement the MIPS16e ASE, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction. In release 1 of the architecture, the only defined hint field value is 0, which sets default handling of JR. In Release 2 of the architecture, bit 10 of the hint field is used to encode an instruction hazard barrier. See the JR.HB instruction description for additional information. Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
\begin{array}{lll} \text{PC} \leftarrow \text{temp}_{\text{GPRLEM-1...1}} & | \mid & 0 \\ \text{ISAMode} \leftarrow \text{temp}_{0} \end{array}
                                                 \textbf{I+1:} if \ \texttt{Config1}_{\mathbb{C}A} \ = \ 0 \ then \\ \mathbb{P}\mathbb{C} \ \leftarrow \ temp
I: temp \leftarrow \text{GPR[rs]}
```

Exceptions:

None

145

Jump Register, cont.

Programming Notes:

Software should use the value 31 for the rs field of the instruction word on return from a JAL, JALR, or BGEZAL, and should use a value other than 31 for remaining uses of JR.

Load Upper Immediate

IOI

15 0		Illinediate	16
1 9			
20	1	=	5
25 21	0	00000	5
31 26	rai	0011111	9

Format: LUI rt, immediate

MIPS32

Purpose:

To load a constant into the upper half of a word

Description: GPR[rt] \leftarrow immediate $\mid \mid$ 0¹⁶

The 16-bit immediate is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is placed into GPR n.

Restrictions:

None

Operation:

 $\texttt{GPR[rt]} \leftarrow \texttt{immediate} \ | \ | \ 0^{16}$

Exceptions:

None

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

159

Μ Load Word

16 15 0	7-30	011861	16
20	1	ī	5
25 21		Dase	'n
26	ΓM	100011	9
31			

Format: LW rt, offset (base)

Purpose:

To load a word from memory as a signed value

```
\textbf{Description:} \ \texttt{GPR[rt]} \leftarrow \texttt{memory[GPR[base]} + \texttt{offset]}
```

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rr*. The 16-bit signed *offset* is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD) memword \leftarrow LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
\label{eq:continuity} $$ vAddr \leftarrow sign\_extend(offset) + GPR[base] $$ if $vAddr_{1..0} \neq 0^2$ then $$ SignalException(AddressError) $$
                                                                                                                                                                                                                                                                                                    \mathtt{GPR}[\mathtt{rt}] \leftarrow \mathtt{memword}
```

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

MIPS32® Architecture For Programmers Volume II, Revision 2.50

161

MFHI
ve From HI Register

31	26	25	16 15 11	10	6 5	0
SPECIAL	L	0	7	0	MFHI	
000000		00000000000	nı	000000	010000	
9		10	5	5	9	

Format: MFHI rd

MIPS32

MIPS32

Purpose:

To copy the special purpose HI register to a GPR

Description: GPR[rd] ← HI

The contents of special register HI are loaded into GPR rd.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow HI$ Exceptions:

Historical Information:

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the HI register. If this restriction is violated, the result of the MFHI is UNPREDICTABLE. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

Move From LO Register MFLO

5 0	MFLO	010010	9
10 6	0	00000	5
15 11		Id	5
25 16	0	0000 0000 00	10
31 26 25	SPECIAL	0000000	9

Format: MFLO rd

Purpose:

To copy the special purpose LO register to a GPR

Description: GPR[rd] ← LO

The contents of special register LO are loaded into GPR rd.

Restrictions: None

Operation:

GPR[rd] ← LO

Exceptions:

None

Historical Information:

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the HI register. If this restriction is violated, the result of the MFHI is UNPREDICTABLE. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

Multiply Word

MULT

0			
5	MULT	011000	9
9			
15	0	0000 0000 00	10
16 15			
20	t	11	5
21 20			
25	\$	13	5
26	SPECIAL	000000	9
31			

Format: MULT rs, rt

MIPS32

MIPS32

Purpose:

To multiply 32-bit signed integers

Description: (HI, LO) \leftarrow GPR[rs] \times GPR[rt]

The 32-bit word value in GPR rt is multiplied by the 32-bit value in GPR rs, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the high-order 32-bit word is splaced into special register HL.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

Operation:

 $\begin{array}{lll} prod & \leftarrow \text{GPR[rs]}_{31..0} \times \text{GPR[rt]}_{31..0} \\ \text{LO} & \leftarrow prod_{31..0} \\ \text{HI} & \leftarrow prod_{63..32} \end{array}$

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or H before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR rt. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MIPS32® Architecture For Programmers Volume II, Revision 2.50

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

209

No Operation

5 0	SLL	000000	
10 6	0	00000	ı
15 11	0	00000	ı
20 16	0	00000	
26 25 21	0	00000	ı
31 26	SPECIAL	0000000	,

Format: NOP

Assembly Idiom

Purpose:

To perform no operation.

Description:

NOP is the assembly idiom used to denote no operation. The actual instruction is interpreted by the hardware as SLL r0, r0, 0.

Restrictions:

None

Operation:

None

Exceptions:

None

Programming Notes:

The zero instruction word, which represents SLL, r0, r0, 0, is the preferred NOP for software to use to fill branch and jump delay slots and to pad out alignment sequences.

Or

NOP

0			
5	OR	100101	9
9			
10	0	00000	5
=======================================			
15	7	2	5
16			
20	1	ı	5
21			
25	i	2	5
26			
31	SPECIAL	000000	9
(r)			

Format: OR rd, rs, rt

MIPS32

Purpose:

To do a bitwise logical OR

Description: GPR[rd] \leftarrow GPR[rs] or GPR[rt]

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical OR operation. The result is placed into GPR rd.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ or } GPR[rt]$

Exceptions:

None

Rotate Word Right

0	SRL	0000010	9
10			
9			
10	6	ss	v
11 11 1	7	Id	v
20 16 15	1	11	v
22 21	R	_	-
25	0000	0000	V
31 26	SPECIAL	000000	9

Format: ROTR rd, rt, sa

SmartMIPS Crypto, MIPS32 Release 2

Purpose:

To execute a logical right-rotate of a word by a fixed number of bits

Description: GPR[rd] \leftarrow GPR[rt] \leftrightarrow (right) sa

The contents of the low-order 32-bit word of GPR rt are rotated right; the word result is placed in GPR rd. The bit-rotate amount is specified by sa.

Restrictions:

Operation:

```
if ((ArchitectureRevision() < 2) and (Config3_{\rm SM} = 0)) then {\bf UNPREDICTABLE}
                                                                                                                        \begin{array}{lll} s & \leftarrow sa \\ \text{temp} & \leftarrow \text{GPR[rt]}_{s-1...0} \parallel \text{GPR[rt]}_{31...s} \\ \text{GPR[rd]} \leftarrow \text{temp} \end{array}
                                                                                            endi f
```

Exceptions:

Reserved Instruction

Shift Word Left Logical

ROTR

SLL

0			
5	SLL	000000	9
9			
10	95	P.	٧
Ξ			
16 15	Ţ	2	٧.
16			
20	t	11	5
21			
25	0	00000	5
26			
1	SPECIAL	000000	9
3			l

Format: SLL rd, rt, sa

MIPS32

Purpose:

To left-shift a word by a fixed number of bits

```
Description: GPR[rd] ← GPR[rt] << sa
```

The contents of the low-order 32-bit word of GPR μ are shifted left, inserting zeros into the emptied bits; the word result is placed in GPR rd. The bit-shift amount is specified by sa.

Restrictions:

None

Operation:

```
temp \leftarrow \text{GPR[rt]}_{(31-s)..0} \mid\mid 0^s
                                               GPR[rd] \leftarrow temp
↑
ھھ
```

Exceptions:

None

Programming Notes:

SLL r0, r0, 0, expressed as NOP, is the assembly idiom used to denote no operation.

SLL r0, r0, 1, expressed as SSNOP, is the assembly idiom used to denote no operation that causes an issue break on superscalar processors.

SLT

SRL

0	SLT	101010	9
9			
01	0	00000	5
=			
15	7	DI	5
20 16	1	11	٧
25 21 :	î	13	٧.
26	SPECIAL	0000000	9

Format: SLT rd, rs, rt

MIPS32

Purpose:

To record the result of a less-than comparison

 $\textbf{Description:} \; \texttt{GPR[rd]} \; \leftarrow \; \texttt{(GPR[rs] < GPR[rt])}$

Compare the contents of GPR r_3 and GPR r_4 as signed integers and record the Boolean result of the comparison in GPR r_4 . If GPR r_5 is less than GPR r_4 , the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

if GPR[rs] < GPR[rt] then GPR[rd]
$$\leftarrow$$
 0°PRLEN-1 || 1 else GPR[rd] \leftarrow 0°PRLEN endif

Exceptions:

Shift Word Right Logical

0			
5	SRL	0000010	9
9			
10	6	Z.	3
Ξ			
15	P***	DI	¥
16			
20	1	ш	v
22 21	R	0	-
25	0000	0000	V
26			
31	SPECIAL	000000	9

Format: SRL rd, rt, sa

MIPS32

Purpose:

To execute a logical right-shift of a word by a fixed number of bits

Description: GPR[rd] ← GPR[rt] >> sa

The contents of the low-order 32-bit word of GPR rt are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR rd. The bit-shift amount is specified by sa.

Restrictions:

None

Operation:

Exceptions:

None

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

263

MIPS32® Architecture For Programmers Volume II, Revision 2.50

Copyright © 2001-2003, 2005 MIPS Technologies Inc. All rights reserved.

SUB **Subtract Word**

5 0	SUB	100010	9
10 6	0	00000	5
11 11	P***	Id	5
21 20 16	1	ı	5
25		IS	5
31 26	SPECIAL	0000000	9

rt rs, Format: SUB rd,

Purpose:

To subtract 32-bit integers. If overflow occurs, then trap

```
Description: GPR[rd] \leftarrow GPR[rs] - GPR[rt]
```

The 32-bit word value in GPR rt is subtracted from the 32-bit value in GPR rs to produce a 32-bit result. If the subtraction results in 32-bit 2's complement arithmetic overflow, then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR rd.

Restrictions:

None

Operation:

```
\texttt{temp} \leftarrow (\texttt{GPR[rs]}_{31} | | \texttt{GPR[rs]}_{31\dots 0}) - (\texttt{GPR[rt]}_{31} | | \texttt{GPR[rt]}_{31\dots 0})
                                        if \text{temp}_{32} \neq \text{temp}_{31} then SignalException(IntegerOverflow)
                                                                                                             else {\tt GPR[rd]} \leftarrow {\tt temp_{31..0}}
```

Exceptions:

Integer Overflow

Programming Notes:

SUBU performs the same arithmetic operation but does not trap on overflow.

MIPS32® Architecture For Programmers Volume II, Revision 2.50

SW**Store Word**

0			
	**************************************	100110	91
16 15			
20	t	=	v
21 2	-	2	
25	4	Dasc	ن
26	SW	101011	9
31			

Format: SW rt, offset (base)

MIPS32

MIPS32

Purpose:

To store a word to memory

```
Description: memory[GPR[base] + offset] \leftarrow GPR[rt]
```

The least-significant 32-bit word of GPR n^2 is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, STORE)
                                                                                                                                                                                                                                                                                                                                   StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
\label{eq:continuity} $$\operatorname{VAddr} \leftarrow \operatorname{sign\_extend}(\operatorname{offset}) + \operatorname{GPR}[\operatorname{base}]$ if $\operatorname{VAddr}_{1...0} \neq 0^2$ then SignalException(AddressError)
                                                                                                                                                                                                                                                                                    dataword← GPR[rt]
                                                                                                                                                                      endif
```

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

Copyright © 2001-2003,2005 MIPS Technologies Inc. All rights reserved.

System Call SYSCALL

Format: SYSCALL

Purpose:

To cause a System Call exception

Description:

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Restrictions:

None

Operation:

SignalException(SystemCall)

Exceptions:

System Call

Exclusive OR

XOR

0			
5	XOR	100110	9
9			
10	0	00000	5
Ξ			
15	7	DI .	S
16 15			
50	1	=	S
21 20			
25		12	ß
26 25			
31	SPECIAL	000000	9

Format: XOR rd, rs, rt

MIPS32

Purpose:

MIPS32

To do a bitwise logical Exclusive OR

Description: GPR[rd] \leftarrow GPR[rs] XOR GPR[rt]

Combine the contents of GPR r_3 and GPR r_4 in a bitwise logical Exclusive OR operation and place the result into GPR r_4 .

Restrictions:

None

Operation:

GPR[rd] ← GPR[rs] xor GPR[rt]

Exceptions:

None

285