


2<sup>14</sup> pages  
40b VA's  
2<sup>20</sup> mem  
2 way SA (TLB)

## Lecture 30: Virtual Memory II

### Hierarchical Page Tables


- 32 bit VA, 4 KiB Pages
- For single page table: 2<sup>22</sup> B
- For 2<sup>8</sup> processes (each using own page table)  $\Rightarrow 2^8 \cdot 2^{22} = 2^{30}$  B
- ↑ Page size  $\Rightarrow$  ↓ Page table size
  - Requires wasted memory
- Hierarchical Page Table more common solution - decreasing page size




- Page Table Entry: contains 32b for status bits of protection & PPNCG, PPNCG which are the physical page #'s corresponding to the virtual address

### Translation Lookaside Buffers (TLB)

- Idea: Go from VA to PA through addr translation
- Requires protection checks (R/W & raise exceptions)
- Heur translation: 1st page table (2 mem accesses), 2nd (3 access)





- Idea: Cache translations in TLB
- TLB design: 32-128 entries (fully associative)
- Random/FIFO replacement
- TLB reach: largest VA space size simultaneously mapped by TLB
- Check TLB before cache



Incorporate them  
control, OMEM,  
Page Table walk

### TLB in Datapath



How to run multiple programs @ once?

- Use context switch: toggle b/w multiple processes
- Save reg values & change value in Supervisor Page Table Base R-reg (SPTBR)
- Invalidate current entries in TLB b/c for diff. process

### VM Performance

Cache	VM
Block/line Miss	Page Page Fault
Block size 32 KiB	4k-8 KiB
ONE, N-way SAC	FA
LRU Random Replacement	LRU/FIFO Random
WT OR WB	WB

- \* Parameters: L1 (HT=1 cycle, HR=0.95), L2 (HT=10 cycles, HR=0.6), DRAM=200 cycles, Disk=20 million cycles
- No paging:  $AMAT = 1 + 0.05 \cdot (10 + 0.4 \cdot (200)) = 5.5$  cycles
- With paging:  $AMAT = 5.5 + 0.05 \cdot (0.4) \cdot (1 - HR_{mem}) \cdot 20 \times 10^6$
- Very steep penalty for accessing the disk