


Setup Time - Input must be stable pre-rising edge
Hold Time - Input must be stable post-rising edge
C2Q Delay - Time taken for output to change, from rising edge of clock
 Flip Flop - 1 bit of state sampling w/ rising edge
 Register - Bits of state sampling on CLK or LOAD

Lecture 15: Synchronous Digital Systems State



State Elements

- 1. Build memory
- 2. Control info flow

Accumulator (Faulty)




Accumulator (Working)



Note: D is only sampled & transferred to output on rising edge of clock

CLOCK


Flip Flop Timing




Input must be stable during this time
 want to minimize setup/hold & clock to Q delay

- 1. Setup Time: pre-rising edge
- 2. Hold Time: post-rising edge
- 2+3: Clock to Q Delay

Pipelining




- Delay: combinational logic block, possibly from unsynchronous inputs
- Max Delay = Clock to Q Delay (2) + CL Delay (3) + Setup time (1) which fits into 1 period
- Use of extra registers: speed up the clock rate



Add register allows for a higher clock freq \Rightarrow \uparrow output/sec

Accumulator Timing



- Si is sampled, then shows up in Si-1
- Have to wait Tadd before Si+Xi
- Xi is reflected by Si
- Xi does not arrive @ adder @ the same time as Si-1
- Rising edge of reset \Rightarrow Si reset after Tclock-to-Q. Then, adder has Si-1, Xi after Tadd \Rightarrow Si has Si-1 + Xi
- After Tclock-to-Q, Si samples Si during which a window of time Si and Xi = Xi, so Si = Xi + Xi

- Reset should have priority over new input
- Si-1 has result from that iteration
- Timing analyzed @ the output
- Si is temp wrong but is stabilized from setup to t
- Good circuits should not be unstable around rising edge of clock
- Instability caused by frequency of the clock

Finite State Machine:

- FSM: repr. a func w/ state transition diagram

