University of California, Berkeley - College of Engineering

Department of Electrical Engineering and Computer Sciences

Summer 2018 Instructors: Steven Ho, Nick Riasanovsky 2018-07-03

CS61C MIDTERM 1

Last Name (Please print clearly)	
First Name (Please print clearly)	
Student ID Number	
Circle the name of your Lab TA	Damon Jonathan Sean Sruthi Emaan
Circle the hame of your Lab 1A	Suvansh Sukrit
Name of the person to your: Left Right	Suvansh Sukrit

Instructions

- This booklet contains 9 pages including this cover page. The back of each page is blank and can be used for scratch work, but will not be graded (i.e. not even scanned into Gradescope).
- Please turn off all cell phones, smartwatches, and other mobile devices. Remove all hats, headphones, and watches. Place *everything* except your writing utensil(s), cheat sheet, and beverage underneath your seat.
- You have 80 minutes to complete this exam. The exam is closed book: no computers, tablets, cell
 phones, wearable devices, or calculators. You are allowed one page (US Letter, double-sided) of
 handwritten notes.
- There may be partial credit for incomplete answers; write as much of the solution as you can.
- Please write your answers within the boxes and blanks provided within each problem!

Question	1	2	3	4	5	Total
Possible Points	12	16	20	20	12	80

If you have the time, feel free to doodle on the front page!

This page is intentionally blank. Draw here if you are bored.

ven	the following bit string	0b1111 1100, answer the	e following questions:	
1)	What is this bitstring's	value if it was interprete	d as an unsigned numbe	r?
2)	What is this bitstring's	value if it was interprete	d in two's complement ?	
3)		•	-	owing the dot (.) represent the string 0b1111.1100 represent?
4)	the following sentence	e: fixed point bitstring 0bXX		e or negative values. Complete Y, in order to compute -Y, we
5)	What is the value of 0 above?	b1111.1100 given the tw	o's complement fixed po	pint representation described
6)	the same rules as sta Sign: 1 bit	•	nd specifications of an 8-bit , except with different field Significand Value	t floating point, which follows lengths: Floating Point Value
	Exponent: 3 bits Significand: 4 bits	Smallest	Zero, Non-Zero	±0, Denormalized
		Largest	Zero, Non-zero	±Infinity, NaN
		oint value of 0b1111 1100	n.	

Question 2: C Memory Management (16 pts)

```
char *mood;
char *copy message (char *msg) {
    char *x = malloc (sizeof (char) * (strlen (msg) + 1));
    strncpy (x, msg, strlen (msg));
    x[strlen (x)] = '/0'; / **** 6 ****/
    return x;
}
void print int (int *p) {
    printf ("%d\n", *p);
                                        /**** 7 ****/
}
void print msg (char *str) {
    char *cpy = calloc (strlen (str) + 1, 1);
    strncpy (cpy, str, strlen (str));
    printf ("%s\n", cpy); /**** 8 ****/
}
char *a () {
    char res[7] = " rules";
    return res;
}
char *b () {
    char *var = "cs 61c";
    return var;
}
void c () {
    printf ("%s\n", a ());
                                /**** 9 ****/
    printf ("%s\n", b ()); /**** 10 ****/
int main () {
    int y;
    mood = malloc (3);
    strcpy (mood, "hi");
    copy_message (mood);
    print int (&y);
    print msg (mood);
    c ();
}
```

טוט.

Each of the following values below evaluates to an address in the C code on the previous page. Select the region of memory that the address points to (notice each function is called exactly once).

1.	mood	(A) Code	B Static	© Stack	D Heap
2.	&mood	(A) Code	B Static	© Stack	D Heap
3.	var	(A) Code	B Static	© Stack	D Heap
4.	res	(A) Code	B Static	© Stack	D Heap
5.	print int	(A) Code	Static	© Stack	D Heap

On the previous page there are comments on lines with numbers from 7-11. Each of these refers to a line of code that requires a dereference of a pointer to be performed. What we want to do is characterize if these memory accesses are legal c. We will use the following terminology

Legal: All addresses dereferenced are addresses that the program is allowed to read.

Initialized: Is there actual meaningful data in contents (data at each address) or is it garbage.

Always Illegal: This line will always dereference an address the program doesn't have explicit access to

Possibly Legal: The operation could result in only dereferences of legal addresses but it's also possible that in other runs on the program illegal accesses occur.

For each of lines that have the numbered comment select the best answer from

- A. Legal and Initialized
- B. Legal and Uninitialized
- C. Possibly Legal
- D. Illegal

For example for question 6 you should answer about the line with the /**** 6 ****/ comment from when the program runs.

6.	A	B	©	D
7.	A	B	©	D
8.	A	B	©	D
9.	A	B	©	D
10.	A	B	©	D

SID:				

Question 3: RISC-V Coding (20 pts)

1. Fill in the following RISC-V code so that it properly follows convention. Assume that all labels not currently in the code are external functions. You may not need all the lines provided.

Pro:	
Body:	
	mv s1 a0
	jal ra foo
	mv s2 a0
	addi a0 x0 6
Loop:	
	beq a0 x0 Epi
	addi a0 a0 -1
	mv s3 a0
	jal ra foo
	addi s2 s2 a0
	mv a0 s3
	j Loop
Epi:	

SID: _____

2.

```
foo:
                                   Translate the RISC-V Assembly on the
                                   left into C code to complete the
         slli t6 a0 2
                                   function foo:
         sub sp sp t6
         mv t4 sp
                                   unsigned foo(unsigned n) {
         sw zero 0(t4)
         addi t1 zero 1
                                     unsigned total = 0;
L1:
         bge t1 a0 Next
                                     unsigned *ptr = _____;
         andi t2 t1 1
                                     ptr[0] = 0;
         slli t3 t1 2
                                     for (______) {
    ptr[____] = ______;
         add t3 t3 t4
         SW
             t2 0(t3)
                                     }
         addi t1 t1 1
                                     for (______) {
             L1
         j
                                      += ptr[____];
Next:
             t1 zero
         mν
                                     }
         mv t2 zero
                                     return total;
         slli a0 a0 2
L2:
         bge t1 a0 End
         add t3 t4 t1
         lw
             t3 0(t3)
         add t2 t2 t3
         addi t1 t1 4
             L2
         j
End:
         mν
              a0 t2
         add sp sp t6
         jr
              ra
```


Question 4: C Coding (20 pts)

Pacall that in C. pointers have no sense of their own bounds. Nick doesn't like this, so he decided to replace

Recall that in C, pointers have no sense of their own bounds. Nick doesn't like this, so he decided to replace malloc and free with helper functions to keep track of memory bounds. To do so he decides to create wrapper functions for malloc and free that he will call instead of just malloc or free. To do so he creates a struct:

```
typedef struct malloc_node {
     void *data_ptr;
     size_t length;
     struct malloc_node *next;
} m_node;
```

This holds the value of the malloc'ed pointer along with the original length requested in bytes as a linked list node. He also creates a global variable:



m_node *malloc_list; // Assume this is initialized to NULL

Using these globally accessible structures you will implement a form of malloc and free that can keep track of the bounds on heap pointers. For this question assume all mallocs succeed. For both questions you may not need all lines.

/* The user wrapper function for malloc. This function is called instead of malloc when asking for N bytes of heap memory. This function should make a call to malloc to produce this memory, but it should also add a node to malloc_list to store the additional size information. A visual is shown above. Hint: You may find it easier to add an element to the front of a linked list rather than the end . */

SID:												
------	--	--	--	--	--	--	--	--	--	--	--	--

Finally we need an implementation of free which also frees this metadata.

Implement remove_ptr. This should free the PTR, remove the metanode node from the linked list and cleanup any metadata if the free is legal. It should return true if it was successful and otherwise false.

/* Takes in a NODE_PTR which points to a part of the list and a ptr and if the node stores the info about pointer handles any appropriate freeing and removes the node holding that pointer from the list. */

Nick is considering revising the struct malloc_node definition by adding another field (bolded for your convenience):

```
typedef struct malloc_node {
    void *data_ptr;
    size_t length;
    struct malloc_node *next;
    size_t num_bytes;
} m_node;
```

Given this new struct definition, the value returned by sizeof(next) changes.

SID:								
------	--	--	--	--	--	--	--	--

PC = _____

s0 = _____

	and the enfollancing DIOO Manaday	
Loop:	en the following RISC-V code: andi t2 t1 1	What is the value of the byte offset that
200р.	srli t3 t1 1	would be stored in the immediate field of the
	bltu t1 a0 Loop	bltu instruction?
	jalr s0 s1 MAX_POS_IMM	
	•••	
	at is the binary encoding of the bltu in k—it will not be graded. Put your final	nstruction? Feel free to use the following space for scratch answer in hexadecimal.
31		
		0x
you propose opcode (wi	e a revision to the standard 32-bit RIS hich still is 7 bits). You believe this j	e are so many possible opcode, but only 47 instructions. Thus, SC-V instruction formats where each instruction has a unique ustifies taking out the funct3 field from the R, I, S, and SB instruction fields except the opcode field .
you propose opcode (wi	e a revision to the standard 32-bit RIS hich still is 7 bits). You believe this j	e are so many possible opcode, but only 47 instructions. Thus, SC-V instruction formats where each instruction has a unique ustifies taking out the funct3 field from the R, I, S, and SB
you propose opcode (white instructions, and the second open second	e a revision to the standard 32-bit RIS hich still is 7 bits). You believe this j , allowing you to allocate bits to other at is the largest number of registers the	e are so many possible opcode, but only 47 instructions. Thus, SC-V instruction formats where each instruction has a unique ustifies taking out the funct3 field from the R, I, S, and SB instruction fields except the opcode field .
you propose opcode (white instructions, and the second open second	e a revision to the standard 32-bit RIS hich still is 7 bits). You believe this j , allowing you to allocate bits to other at is the largest number of registers the	e are so many possible opcode, but only 47 instructions. Thus, SC-V instruction formats where each instruction has a unique ustifies taking out the funct3 field from the R, I, S, and SB instruction fields except the opcode field. at can now be supported in hardware?
you propose opcode (with instructions, 1) What 2) With	e a revision to the standard 32-bit RIS hich still is 7 bits). You believe this j, allowing you to allocate bits to other at is the largest number of registers that the new register sizes, how far can a	e are so many possible opcode, but only 47 instructions. Thus, SC-V instruction formats where each instruction has a unique ustifies taking out the funct3 field from the R, I, S, and SB instruction fields except the opcode field. at can now be supported in hardware? a jal instruction jump to (in halfwords)?
you propose opcode (white instructions) 1) What 2) With 3 Assume when when the control of the c	e a revision to the standard 32-bit RIS hich still is 7 bits). You believe this j , allowing you to allocate bits to other at is the largest number of registers the the new register sizes, how far can a ume register s0 = 0x1000 0000, s1 = jalr s0, s1, MAX_POS_IMM are MAX_POS_IMM is the maximum po	e are so many possible opcode, but only 47 instructions. Thus, SC-V instruction formats where each instruction has a unique ustifies taking out the funct3 field from the R, I, S, and SB instruction fields except the opcode field. at can now be supported in hardware? a jal instruction jump to (in halfwords)? jal jump range: [