CSE 331 Computer Organization Project 3 – R-type Single cycle MIPS with Structural Verilog Report

Name: Muaz Kurt Number: 151044062

Schematic Design for added modules:

Register can write data in positive clock pulse. If writing address is 0th register or write enable signal is 0, then there will be no write operation. Registers always can be accessible for reading. Read data 1 (Rs = instruction [25:21]) and Read data 2(Rt = instruction [20:16]) are the reading addresses. In reading mode, R[Rs] and R[Rt] will be output. There are 32 registers, Rs and Rt must be 5 bits binary inputs. Output will be 32 bits. Writing data will be 32 bits input, writing address (Rd = instruction [15:11]) will be 5 bits input.

Module definition:

Registers(R[Rs], R[Rt], Rs, Rt, Rd, Write Data, Write Enable, Clock);




Figure 1: Register

Control Unit (module control_unit):

Control unit gets function code (instruction [5:0]) as input. Generates output signal as, ALU control [2:0], write enable, set less than select, shifter select.

Write enable checks the function code is in the set of known R type instruction. If so, it will be 1; otherwise, 0.

Set less than, checks the function code is set less than or set less than unsigned. If so, it will be 1; otherwise, 0.

Shifter select does the same thing as set less than for shift instruction.

ALU control checks the function code for generating known ALU select. All 3 of ALU control bits (ALU [2], ALU [1], ALU [0]) will be generated separately. Details are in the photos below.




Figure 2: Select and Shift signals selecting




Figure 3: ALU Select(3bits) signal select

Alu₂ =
$$3(f_0 + \overline{f_2}) + (b)$$

Alu₁ = $f_5 \overline{f_2} \overline{f_1} + (f_2 + \overline{f_1} + \overline{f_0}) + 3c$

Alu₀ = $F_5 c + (b + \overline{f_1})$

$$= f_5 \overline{f_2} \overline{f_1} + (f_2 + \overline{f_1} + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_2 + f_3 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

$$= f_5 \overline{f_1} + (f_5 + f_5 + f_5 + f_5 + f_5 + \overline{f_0}) + 3c$$

Figure 4: ALU select results




Figure 5: Write enable signal selecting

Alu32 (module alu32):

Gets an instruction (32 bits) and a clock signal (1 bit) as input, extends 5 bits shift count (instruction [10:6]) to 32 bits with adding 0s to its most significant bits (concatenate (27'b0, instruction [10:6]).

Generates 2 ALU result from 1 output. ALU output will be 32 bits operation result. For set less than operation result, result must be 0 or 1 in 32 bits. For making this, output's most significant bit will be extended by 31 bits of 0s. Finally, there is 2 outputs.

Uses:

- 1. Control_unit module with giving function code (instruction [5:0]) as an input to generate necessary signals.
- 2. Registers module with giving Rs (instruction [25:21]), Rt (instruction [20:16]), Rd (instruction [15:10]), write enable from control unit output, write data (32 bits) from function operation output and clock which is also an input for itself as inputs to read register contents.
- 3. ALU module with two 32 bits variables to calculate and 3 bits ALU select signa to specify the operation to generate specific action of function code.

ALU's two 32 bits inputs are changeable depend on the control unit's shift select signal.

- 1. If the signal is 0, then ALU's first input is R[Rs] (Rs positioned register data) and second is R[Rt] (Rt positioned register data).
- 2. Otherwise, ALU's first input is R[Rt] and second is extended shift bits.

Write data is changeable depend on the control unit's set less than signal.

- 1. If signal is 0, then write data will be original result of ALU.
- 2. Otherwise, generated ALU output will be write data (concatenate (31'b0, ALU_OUTPUT[31])).




Figure 6: Datapath




Figure 7: Datapath, signals and descriptions

Test Results




Figure 8: Control Unit Test Results




Figure 9: alu32 Test Results




Figure 10: Registers Test Result

NOT:

There is no check for opcode, because only R type instructions are supported. If opcode must be checked, then this is the 'partial working' issue of the project.