R TYPES			[31:26] = 00 0000		[5:0]
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0/20 hex: 10 0000
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0/21 hex: 10 0001
And	and	R	R[rd] = R[rs] & R[rt]		0/24 hex: 10 0100
Nor	nor	R	$R[rd] = ^{\sim} (R[rs]   R[rt])$		0/27 hex: 10 0111
Or	or	R	R[rd] = R[rs]   R[rt]		0/25 hex 10 0101
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0/2a hex 10 1010
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0/2b hex 10 1011
Shift Left Logical	sll	R	R[rd] = R[rt] << shamt		0/00 hex 00 0000
Shift Right Logical	srl	R	R[rd] = R[rt] > > shamt		0/02 hex 00 0010
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0/22 hex 10 0010
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0/23 hex 10 0011
I TYPES					[31: 26]
Add Immediate	addi	I R[rt] =	R[rs] + SignExtImm	(1,2)	8 hex: 00 1000
Add Imm. Unsigned	addiu	I R[rt] =	R[rs] + SignExtImm	(2)	9 hex: 00 1001
And Immediate	andi	I R[rt] =	R[rs] & ZeroExtImm	(3)	c hex: 00 1100
Branch On Equal	beq	I if(R[rs]	]==R[rt]) PC=PC+4+BranchAddr	(4)	4 hex: 00 0100
Load Word	lw	I R[rt] =	M[R[rs]+SignExtImm]	(2)	23 hex: 10 0011
Or Immediate	ori	I R[rt] =	R[rs]   ZeroExtImm	(3)	d hex: 00 1101
Store Word	sw	I M[R[rs	s]+SignExtImm] = R[rt]	(2)	2b hex: 10 1011
Set Less Than Imm.	slti	I R[rt] =	(R[rs] < SignExtImm)? 1:0	(2)	a hex: 00 1010
J TYPES					
Jump	j J	PC=Jui	mpAddr	(5)	2 hex: 00 0010

## **CONTROL SIGNAL LIST**

- 1. BRANCH ENABLE
- 2. ALU RESULT OR MEMORY RESULT
- 3. MEMORY WRITE ENABLE
- 4. MEMORY READ ENABLE
- 5. IMMEDIATE SELECT SIGNAL
- 6. SHIFT SELECT SIGNAL
- 7. RD/RT SIGNAL
- 8. REGISTER WRITE ENABLE
- 9. ZERO EXTEND SIGNAL
- 10. JUMP INSTR SIGNAL
- 11. SET LESS THAN SELECT SIGNAL
- 12. ALU CONTROL SIGNALS (3 BITS)

•	Same S	Signals:			
	0	Branch	n enable signal:	0	
	0	ALU R	esult/Memory Result S:	0	
	0	Memo	ry Read Enable S:	0	
	0	Memo	ry Write Enable S:	0	
	0	Immed	diate Select Signal:	0	
	0	Rd/Rt	signal:	0	
	0	Regist	er Write enable:	1	
	0	Zero/S	ign Extend signal:	Χ	
	0	Jump I	nstr Signal:	0	
•	Separa	ate Signa	ıls:		
	0	Add			[5:0] → 10 0000
	0	Add U	nsigned		[5:0] → 10 0001
		•	ALU Control signals:	ADD = 010	
	0	And			[5:0] → 10 0100
		•	ALU Control signals:	AND = 000	
	0	Nor			[5:0] → 10 0111
		ALU Control signals:		NOR = 111	
	0	Or			[5:0] → 10 0101
		ALU Control signals:		OR = 001	
	0	Set Les	ss Than		[5:0] → 10 1010
	0	Set Les	ss Than Unsig.		[5:0] → 10 1011
		•	Set less than signal:	1	
	0	Subtra	ct		[5:0] → 10 0010
	0	Subtra	ct Unsigned		[5:0] → 10 0011
		•	ALU Control signals:	SUB = 100	
	0	Shift L	eft Logical		[5:0] → 00 0000
		■ Shift Select Signal:		1	
		ALU Control signals:		Shift Left = 110	
	0	Shift R	ight Logical		[5:0] → 00 0010
		-	Shift Select Signal:	1	
	ALU Control signals:			Shift Right = 101	

mediate	Ореган			1015		
Same S	_					
0	Rd/Rt	_				
0	Shift Select Signal: 0			0		
0		nstr Sign				
0	•	•	•	perations)		
	i.		•			
		1.		n enable signal:	0	
		2.		esult/Memory Result S:	0	
		3.		ry Read Enable S:	0	
		4.		ry Write Enable S:	0	
		5.		liate Select Signal:	1	
		6.	_	er Write enable:	1	
	ii. -		te Signa	nmediate:		00 1000 00 1001
		1.				00 1000, 00 1001
			a.	Zero/Sign Extend signal:	1	
		_	b.	0	ADD = 010	00.4400
		2.	And In	nmediate:		00 1100
			a.	Zero/Sign Extend signal:	0	
			<u>b.</u>	ALU Control signals:	AND = 000	
		3.	Or Imn	nediate:		00 1101
			a.	Zero/Sign Extend signal:	0	
			b.	ALU Control signals:	OR = 001	
		4.	Set Les	ss Than Immediate:		00 1010
			a.	Zero/Sign Extend signal:	1	
			b.	Set less than signal:	1	
			c.	ALU Control signals:	SUB =100	
0	Group	2 (Mem	ory)			
i. Same signals						
		1.	Branch	n enable signal:	0	
		2.	Immed	liate Select Signal:	1	
		3.	Zero/S	ign Extend signal:	1	
		4.	Shift S	elect Signal:	0	
		5.	ALU Co	ontrol signals:	ADD = 010	
ii. Separate Signals						
	_	1.	Load V	Vord:	10 0011	
			a.	ALU Result/Memory Resu	lt S: 1	
			b.	Memory Read Enable S:	1	
			C.	Memory Write Enable S:	0	
			d.	Register Write enable:	1	
2. Store Word:				10 1011		
			a.	ALU Result/Memory Resu	It S: X	
			b.	Memory Read Enable S:	0	
			C.	Memory Write Enable S:	1	
			d.	Register Write enable:	0	

0	Branch	On Equal:	00 010	)
	i.	Branch enable signal:	1	
	ii.	ALU Result/Memory Result	S: X	
	iii.	Memory Read Enable S:	0	
	iv.	Memory Write Enable S:	0	
	٧.	Immediate Select Signal:	0	
	vi.	Register Write enable:	0	
	vii.	Zero/Sign Extend signal:	X	
	viii.	Set less than signal:	0	
	ix.	ALU Control signals:	SUB = 100	

## J Type Instructions Signal list

1.	Jump li	nstruction:	00 0010
	a.	Branch enable signal:	0
	b.	ALU Result/Memory Result S:	Χ
	c.	Memory Read Enable S:	0
	d.	Memory Write Enable S:	0
	e.	Immediate Select Signal:	Χ
	f.	Shift Select Signal:	Χ
	g.	Rd/Rt signal:	Χ
	h.	Register Write enable:	0
	i.	Zero/Sign Extend signal:	Χ
	j.	Jump Instr Signal:	1
	k.	Set less than signal:	Χ
	l.	ALU Control signals:	XXX

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{1b'0}, immediate }
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2 s comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic