1. Centeral processing unit (CPU) 1. Control unit

2. Main memory

3. 1/0

3. Registers

4. System interconnection

4. CPU interconnection

A Pipelining: With piplinia, a processor can simultaneously work on multiple instructions. The processor overlaps operations by moving data or instructions into a conceptual pipe vith all stages of the pipe processing simultaneously.

branch prediction: The processor look ahed in the instruction code tetched from memory and predicts which branches or groups of instructions are likely to be recessed next. If the processor gresses right most of the time, it can predech the correct instructions and buffer them so that the processor is kept bosg.

Data flow analysis: The processor analyzes which instructions are dependent on each other's result or data to create an optimized schedule of instructions has fact, instructions are scheduled to be executed when ready, independent of the original program order. This prevents unnecessary delay.

Speculative execution: Using branch prediction and data flow analysis some processors speculatively execute instructions ahead of their actual apperance in the program execution holding the results in the temporary locations. This enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed.

- Average CPI = 0,65+ 2 × 0,15 + 4 × 0,15 + 8 × 0,05 = 1.95 MIPS = 410
- $\frac{1}{(1-0.4)+\frac{0.4}{4}} \cong 1.4$
- 1. Sequential interrupt processing
 - 2. Nested interrupt processing
- 1. Centralized arbitration
 2. Distrubuted arbitration
- Sequential acces: Memory is organized into units of data called records. Access must be made in a specific linear sequence. Stored addressing information is used to seperate records and assist in the retrieval process. A shared read-write mechanism is used and this must be moved from its current location to the desired location passing and refeting each intermediate record. Thus the time to access an arbitar record is highly
- l.g. Tape voits

Direct Acces: As with sequential access, direct acces involves a shared read-write mechanism. However, individual blocks or records have a unique address based on physical location.

e.g. Disk units

Random access: Each addressable location in memory has a unique, physically wired-in addressing mechanism.

e.g. Main memory and some cache systems are roundom access

Associative: This is acordon access type of memory that enables one to make a Comparison of desired bit location within a word for aspecified match and to do this for all words simultaneously.

Eige Cache memo cies

6)

Alpuring the course of execution of a program memory extrements
by the processor for both instructions and data tend to cluster.

Programs typically contain a number of iterative loops and

subroutives. Once a loop or subrouting is entered there are

repeated references to a small set of instructions

The average access time of a competer sytem can be inproved considerably by use of a cache. If the hit ratio is
high enough so that most of the time the CPU access
the cache instead of main memory the average access time
is closer to the access time of the fast cache memory.

A dynamic memory cell is sinler and smaller than a static memory cell. This, a DRAM is more dense and less expensive than a corresponding SRAM.

-DRAM requires the supporting the refresh circuity. For larger memories the fixed cost of the refresh circuitry is more than compensated for by the smaller varible cost of DRAM cells. Th-s, DRAMs tend to be favored for large memory require ments.

- SRAMs are somewhat faster than DRAMs. Because of these relative characterictics, SRAM is used for cache memory and DRAM is used for cache memory and DRAM is used for cache memory and DRAM is used for cache memory.

- d) (0,9)(0,01)+(0,1)(0,01)+(0,1)(0,01)=(0,02)
- e) $2^{k}-1$ Z M+k $32+1+k \leq 2^{k} \Rightarrow k=6$