

1) a) 1. Central processing unit (CPU) b) 1. Control unit
2. Main memory
3. I/O
3. Registers

1. Control unit

2. Arithmetic and logic unit (ALU)

3. Registers

4. Cfu interconnection

4. System interconnection

Average access sinc = auc seek time it aur. rotational delay the transfer time a controller overhead a queuing delay transfer time a controller overhead a queuing delay Time taken for a full rotation = 60/20000 s= 3 ms aur rotational delay= 1/2 x bine taken for one full rotation=1,5 ms in 1 full rotation, 1 track or 500 sectors can be transferred. Or 500 sectors transferred in 3 ms. Then file of 3000 sectors transferred in (3 x 3000)/500 = 19 ms

Transfer time: 18 ms

Controller overhead + queving delay is assumed to be zero. Since the organization of the disk is sequential, assuming the file is read sequentially, only I seek time and I the read/write header.

Average acces time = 3+1,5+18 = 22,5ms 1+ takes (22,5 ms) to read the file.

The file consists of 3000 sectors. Given, 1 sector = 512 Bytes
Thus, he file size: 3000x512 Bytes: 1500 KB

= 1500/1024 MB = (1,47 MB)

Mücahit Kurtlar 19290259

Mayor

4)
1. Register
2. Start of called procedure
3. Top of stack

5)  $C1 = D1 \oplus D2 \oplus D4 \oplus D5 \oplus D7$   $C2 = D1 \oplus D3 \oplus D4 \oplus D6 \oplus D7$   $C4 = D2 \oplus D3 \oplus D4 \oplus D9$   $C8 = D5 \oplus D6 \oplus D7 \oplus D9$ 

(8 C4 C2 C1 = 0001 1101 x OR 0001 = 1100 (12. 5:6 is incorrectly read)

Thus 11010101 (12, bis is the table. 8. bis in the word)



8) Indice ction Indirection Instruction Operand fetc h Operard fetch store Muhiple Multiple operands operands. Data operand Operand Ins truction Instruction Address address Operation operation address Calculation decoding calculation calculation Instruction complete, Return for string or vector data tetch next instruction 1n+prrup+ No interlupt Check (nterrupt)

Ma


9)

This instruction will shift the bit one by to the left strating from LSB i.e. BO and the MSB i.e. BT is rotated to LSB and to the carry flag. The MODE field holds the value O1. which indicates operand 1 is a register and operand 2 is a renorge addresses, the I field holds the value OD, which indicates, his data 00000011, which indicates the Register R3, which holds the value 51. OPE2 has the bin data 10100101, which indicates the Register R3, which indicates the memory address[15] which holds the value O3.

The instruction for the given representation is,

ROL R3, ASH

A5H represents memory address it is direct addressing made. The value in the register R3 i.e. 51 is rotated left by 3 times as the value at address A5 is 03.



Micahit Kurtlar 19290259 9.()


Operands used	Resul+(hexadecinal)
OPE1 is Register R3' and OPE2 is memory address A5'	8463

## 9, 20)


The OPECODE Nield holds the bin data 0001 which indicates the instruction SAL. Mode Iteld holds the bin value of which indicates opE1 is register and OPE2 in a momory address. I field holds the value 10 indicates indirection is e used only for OPE2. OPE1 hold the bin value (00000001), represents the register R1 which holds the value B3. OPE2 holds the bin value (10100100) represenses the memory address A4 which holds the value A1. Hence the instruction injudiced addressing mode, the memory address A4 points the location A1. The location A1 holds the vale 03.


SAL RI[A4]

[A4] is indirect addressing mode, so the R1 is shifted arithmetic left by 03 times.



Micahit Kurther 19290259





Operands used		Result
OPE1 is Resister	R1 and OPE2 is memory address [A4]	98

## 9,666)

Operade: 0010 => Shif Arithmetic Right (SAR)

Mode lietd = 01 => OPE1 is register, OPE2 is memory address

I field holds value 11, indirection is used for both OPE1 and OPE2

OPE1 => 00000010 -> register R2, it's value 00

OPE2 => 10100010 -> memory A2, it's value A3

SAR, R2, A2

Micahir Kurtlar 19290259

10)

1. LRU

2, FIFD

3. LFU

4, Random

6)

32 MB = 33 554 432 Byte, 128/4= 217 = 215 15 line

word = 2

tag + Line + Word = 25

Tay Line Word 8 15 2 bits

11)

2)

5)

Hazard #1	Hazard type	re aso a
1.	RAW	Here ex is read by instruction 6 before it can be written by instruction 4
2.	RAW	Here bx is read by instruction 6 before it can be written by instruction 5