

# Full title: With all details

Something for XYZ 2009

Firstname1 Lastname1, Firstname2 Lastname2 | November 16, 2018

## Institutsleitung

Prof. Dr.-Ing. Dr. h. c. J. Becker

Prof. Dr.-Ing. E. Sax

Prof. Dr. rer. nat. W. Stork

INSTITUT FÜR TECHNIK DER INFORMATIONSVERARBEITUNG (ITIV)

- 1 Section 1
  - Subsection 1.1
  - Subsection 1.2

- 2 Section 2

# Example slide A

- ITIV, Citation:[1]
- Bullet point 2
- ...

# Example slide A

- ITIV, Citation:[1]
- Bullet point 2
- ...

## Block 1

- Bullet point 1
- Bullet point 2
- ...

## Block 1

- Bullet point 1
- Bullet point 2
- ...

## Example 1

- Bullet point 1
- Bullet point 2
- ...

## Example 1

- Bullet point 1
- Bullet point 2
- ...



## Alert 1

- Bullet point 1
- Bullet point 2
- ...

# Example slide D

## Alert 1

- Bullet point 1
- Bullet point 2
- ...



T. Harbaum et al. “A Content Adapted FPGA Memory Architecture with Pattern Recognition Capability for L1 Track Triggering in the LHC Environment”. In: *24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016; Washington; United States; 1 May 2016 through 3 May 2016*. 54.02.02; LK 01. Institute of Electrical and Electronics Engineers Inc., New York (NY), 2016, pp. 184–191. ISBN: 978-1-5090-2356-1. DOI: 10.1109/FCCM.2016.52.