

SCOREBOARDING

Chapter # 04

SCOREBOARDING BASIC DYNAMIC SCHEDULING

Centralized hazard detection and resolution Scoreboard has all the information to make decisions on-the-fly.

Everything goes through the scoreboard. Four stages:

- 1. Issue (WAW, Structural hazard detection and resolution)
- 2. Read operands (RAW hazard detection and resolution)
- 3. Execution complete
- 4. Write result (WAR hazard detection and resolution)

Allow out of order execution

Allow out of order completion

Still in-order instruction issue

FOUR STAGES

1 Issue: resolve structural and WAW hazards

- The functional unit is free (structural hazards)
- No other active instructions have the same destination register (WAW hazards)

2 Read operands: resolve RAW hazards

- Check if the source operands are available
- If no earlier issued active instruction is going to write
- If no functional unit is writing

3 Execution complete

4 Write result: resolve WAR hazards


• if there is an instruction that has not read its operand that precedes the completing instruction one of the operands is the same register as the result of the completing instr.

CONDITIONS AND ACTIONS

| Instruction status | Wait until | Bookkeeping |
|--------------------|---|--|
| Issue | Not busy [FU] and not Result[D] | Busy[FU] < Yes; Op[FU] < op; Fi[FU] < D; Fj[FU] < S1; Fk[FU] < S2; Qj < Result[S1]; Qk < Result[S2]; Rj < not Qj; Rk <not <="" fu<="" qk;="" reslt[d]="" td=""></not> |
| Read operands | Rj and Rk = Yes | Rj < no; Rk <no< td=""></no<> |
| Execution complete | Functional unit done | |
| Write result | for all functional units f (Fj[f] != Fi[FU] or Rj[f]=No) and (Fk[f] != Fi[FU] or Rk[f]=No) | for all fucntional units (if Qj[f]=FU then Rj(f) <yes) (if="" all="" busy[fu]<no<="" for="" fucntional="" qk[f]="FU" result[fi[fu]]<0;="" rk(f)<yes)="" td="" then="" units=""></yes)> |

SCOREBOARD EXAMPLE

```
Instruction status:
                            Read Exec Write
                      Issue Oper Comp Result
   Instruction
   LD
          F6
               34+ R2
   LD
               45+ R3
          F2
   MULTD
               F2 F4
          F0
   SUBD
               F6
                  F2
   DIVD
          F10
              F0
                  F6
              F8 F2
   ADDD
          F6
Functional unit status:
                                        SI
                                  dest
                                              S2
                                                   FU
                                                        FU
                                                              Fj?
                                                                    Fk?
                                  Fi
                                              Fk
                                                         Qk
                                                                    Rk
                      Busy
                             Op
           Time Name
                        No
               Integer
               Mult1
                        No
               Mult2
                        No
               Add
                        No
               Divide
                        No
Register result status:
   Clock
                       F0
                            F2
                                  F4
                                        F6
                                            F8 F10 F12
                                                                   F30
                  FU
```



```
Instruction status:
                            Read Exec Write
                            Oper Comp Result
   Instruction
                    k Issue
   LD
          F6
               34+ R2
               45+ R3
   LD
          F2
               F2 F4
   MULTD
         F0
   SUBD
               F6 F2
   DIVD
          F10 F0
                  F6
          F6 F8 F2
   ADDD
```

Functional unit status:

Time

| i sicilis. | | | acsi | $\mathcal{O}_{\mathbf{I}}$ | 02 | 10 | 10 | IJ. | 1 1. |
|------------|------|------|------|----------------------------|----|----|----|-----|------|
| Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | Yes | Load | F6 | | R2 | | | | Yes |
| Mult1 | No | | | | | | | | |
| Mult2 | No | | | | | | | | |
| Add | No | | | | | | | | |
| Divide | No | | | | | | | | |

*S*2

FII

FII

Fi?

Fk?

\$1

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

2 FU Integer

dest

Issue 2nd LD?

```
Instruction status:
                                         Write
                             Read
                                   Exec
                                   Comp Result
                       Issue Opei
   Instruction
   LD
           F6
               34+ R2
   LD
           F2
               45+ R3
               F2 F4
   MULTD
           F0
   SUBD
               F6
   DIVD
           F10
               FO
                   F6
               F8 F2
   ADDD
           F6
Functional unit status:
                                                                  Fj?
                                                                       Fk?
                                    dest
                                          S1
                                                S2
                                                      FU
                                                            FU
                                     Fi
                                                                        Rk
                                                Fk
                                                      Qj
                                                            Qk
                        Busy
           Time Name
                              Op
                                                 R2
               Integer
                         Yes
                              Load
                                     F6
                                                                        No
               Mult1
                         No
               Mult2
                         No
```

Register result status:

Add

Divide


No

No

Issue MULT?

```
Instruction status:
                           Read Exec
                                       Write
                     Issue Oper CompResult
   Instruction
  LD
              34+ R2
                              2
          F6
                                   3
   LD
          F2
              45+ R3
   MULTD
         F0
              F2 F4
   SUBD
              F6
   DIVD
          F10 F0 F6
   ADDD
              F8 F2
          F6
```

Functional unit status: dest S1 S2 FU FU Fj? Fk?



Register result status:

| Clock | | F0 | <i>F</i> 2 | <i>F4</i> | <i>F6</i> | F8 | <i>F10</i> | <i>F12</i> | ••• | F30 |
|-------|----|----|------------|-----------|-----------|----|------------|------------|-----|-----|
| 4 | FU | | | | Integer | | | | | |

```
Instruction status:
                        Read Exec Write
          j k Issue Oper Comp Result
  Instruction
  LD
         F6 34+ R2
                               3
                                    4
  LD
         F2 45+ R3
  MULTD F0
  SUBD
            F6 F2
  DIVD
         F10 F0 F6
  ADDD
         F6 F8 F2
```

| Functional unit status | dest | <i>S1</i> | <i>S2</i> | FU | FU | Fj? | Fk? | | | |
|------------------------|------|-----------------------------|------------|-----------------------|----|-----------|-----|----|-----|--|
| Time Name 🌈 | Busy | $\widehat{\mathcal{O}}_{P}$ | Γi | $\overline{\Gamma j}$ | IK | <i>Qj</i> | Qh | λj | Ñκ | |
| Integer | Yes | Load | F2 | | R3 | | | | Yes | |
| Mult1 | No | | | | | | | | | |
| Mult2 | No | | | | | | | | | |
| Add | No | | | | | | | | | |
| Divide | No | | | | | | | | | |

Register result status:

| Clock | | F0 | <i>F</i> 2 | <i>F4</i> | <i>F6</i> | F8 | F10 | <i>F12</i> | • • • | F30 |
|-------|----|----|------------|-----------|-----------|----|-----|------------|-------|-----|
| 5 | FU | | Integer | | | | | | | |

```
Instruction status:
                           Read Exec Write
               j k Issue Oper Comp Result
  Instruction
  LD
          F6 34+ R2
                             2
                                  3
                                        4
  LD
          F2
             45+ R3
  MULTD
         F0
  SUBD
              F6 F2
  DIVD
          F10 F0 F6
  ADDD
             F8 F2
          F6
```

| Functional unit status. | | dest | <i>S1</i> | <i>S</i> 2 | FU | FU | Fj? | Fk? | | |
|-------------------------|------------|------------|-----------|------------|----|---------|-----|-----|------------|---|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk | _ |
| Integer | 3 7 | v 1 | FO | | D2 | | | | T 7 | |
| Integer | 103 | Load | 1 2 | | KS | | | | 103 | |
| Mult1 | Yes | Mult | F0 | F2 | F4 | Integer | | No | Yes | |
| Mult2 | No | | | | | | | | | |
| Add | No | | | | | | | | | |
| Divide | No | | | | | | | | | |

Register result status:

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instruction | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | |
| MULTD | F0 | F2 | F4 | 6 | | | |
| SUBD | F8 | F6 | F2 | 7 | | | |
| DIVD | F10 | F0 | F6 | | | | |
| ADDD | F6 | F8 | F2 | | | | |

| Functional unit status: | | dest | <i>S1</i> | <i>S</i> 2 | FU | FU | Fj? | Fk? | | |
|-------------------------|------|------|-----------|------------|----|---------|--------|-----|-----|--|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk | |
| Integer | Yes | Load | F2 | | R3 | | | | No | |
| Mult1 | Yes | Mult | F0 | F2 | F4 | Integer | | No | Yes | |
| Mult2 | No | | | | | | | | | |
| Add | Yes | Sub | F8 | F6 | F2 | I | nteger | Yes | No | |
| Divide | No | | | | | | | | | |

Register result status:

| Clock | | F0 | F2 | <i>F4</i> | <i>F6</i> | F8 | F10 | <i>F12</i> | ••• | F30 |
|-------|----|-------|---------|-----------|-----------|-----|-----|------------|-----|-----|
| 7 | FU | Mult1 | Integer | | | Add | | | | |

Read multiply operands?

(FIRST HALF OF CLOCK CYCLE)

| Instruction stat | us: | | | Read | Exec | Write |
|------------------|-----|---|-------|------|------|--------|
| Instruction | j | k | Issue | Oper | Comp | Result |

| Instructio | n | J | K | Issue | Oper | Comp | Kesuu |
|--------------|-----|-----|----|-------|------|------|-------|
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | |
| MULTD | F0 | F2 | F4 | 6 | | | |
| SUBD | F8 | F6 | F2 | 7 | | | |
| DIVD | F10 | F0 | F6 | 8 | | | |
| ADDD | F6 | F8 | F2 | | | | |

Functional unit status: dest S1 S2 FU FU Fj?

| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Řj | Rk |
|-----------|------|------|-----|----|----|---------|-------|-----|-----|
| Integer | Yes | Load | F2 | | R3 | | | | No |
| Mult1 | Yes | Mult | F0 | F2 | F4 | Integer | | No | Yes |
| Mult2 | No | | | | | | | | |
| Add | Yes | Sub | F8 | F6 | F2 | In | teger | Yes | No |
| Divide | Yes | Div | F10 | F0 | F6 | Mult1 | | No | Yes |

Fk?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 $\overline{}$ 8 FU Mult1 Integer Add Divide

(SECOND HALF OF CLOCK CYCLE)

| - | . . | . • | | |
|---|------------|-------|---------|-----|
| _ | nctru | ction | ctatu | C . |
| | | | DL(ALIA | |

Read Exec Write

Issue Oper Comp Result

| Instruction | | j | k | Issue | Oper | Comp | Result |
|-------------|-----|-----|----|-------|------|------|--------|
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | | | |
| SUBD | F8 | F6 | F2 | 7 | | | |
| DIVD | F10 | F0 | F6 | 8 | | | |
| ADDD | F6 | F8 | F2 | | | | |

Functional unit status:

SI*S*2 FUdest FUFj? Fk? FiFjFkQkTime Name Busy OpQjRjRkNo Integer Mult1 Yes Mult F0 F2 F4 Yes Yes Mult2 No Add Sub F8 Yes F6 F2 Yes Yes Divide Yes Div F10 F0 F6 Mult1 No Yes

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

8 FU Mult1 Add Divide

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------------|------|----|-------|------|------|--------|
| Instructio | Instruction | | | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | | |
| DIVD | F10 | F0 | F6 | 8 | | | |
| ADDD | F6 | F8 | F2 | | | | |

| Functiona | Functional unit status: | | | | | <i>S2</i> | FU | FU | Fj? | Fk? |
|-----------|-------------------------|------|------|-----|----|------------|-------|----|-----|-----|
| | Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| | Integer | No | | | | | | | | |
| Note | ▶ 10 Mult1 | Yes | Mult | F0 | F2 | F4 | | | Yes | Yes |
| Remaining | Mult2 | No | | | | | | | | |
| | 2 Add | Yes | Sub | F8 | F6 | F2 | | | Yes | Yes |
| | Divide | Yes | Div | F10 | F0 | F 6 | Mult1 | | No | Yes |

Register result status:

| Clock | | F0 | <i>F</i> 2 | <i>F4</i> | <i>F6</i> | F8 | F10 | <i>F12</i> | ••• | F30 |
|-------|----|-------|------------|-----------|-----------|-----|--------|------------|-----|-----|
| 9 | FU | Mult1 | | | | Add | Divide | | | |

· Read operands for MULT & SUB? Issue ADDD?

Instruction status:

Read Exec Write Issue Oper Comp Result kInstruction 34+ R2 2 3 LD F6 4 45+ R3 8 LD F2 **MULTD** FO F2 F4 **SUBD** F6 DIVD F10 FO F6 **ADDD** F8 F6 F2

Functional unit status:

SI*S*2 FUdest FUFj? Fk? FiFjFkBusy OpQjQkRjRkTime Name Integer No 9 Mult1 Mult F0 F2 F4 No Yes No Mult2 No 1 Add Sub F8 Yes F6 F2 No No Divide Yes Div F10 F0 F6 Mult1 No Yes

Register result status:

Clock F2*F4* F8 F10 F12 *F30* F0*F6* **10** FU | Mult1 Add Divide

Instruction status:

Read Exec Write Issue Oper Comp Result kInstruction 34+ R2 2 LD 3 F6 4 45+ R3 8 LD F2 **MULTD** FO F2 F4 **SUBD** F6 9 11 DIVD F10 FO F6 **ADDD** F8 F6 F2

Functional unit status:

Time Name

8 Mult1

0 Add

Mult2

SI*S*2 FUdest FUFj? Fk? FiFjFkBusy OpQjQkRjRkInteger No Mult F0 F2 F4 No Yes No No Sub F8 Yes F6 F2 No No Divide Yes Div F10 F0 F6 Mult1 No Yes

Register result status:

Clock F2*F4* F8 F10 F12 *F30* F0*F6* 11 FU | Mult1 Add Divide

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------------|------|----|-------|------|------|--------|
| Instructio | Instruction | | | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | | | |
| ADDD | F6 | F8 | F2 | | | | |

| Functional unit status: | | | dest | SI | <i>S</i> 2 | FU | FU | Fj? | Fk? |
|-------------------------|------|------|------|----|------------|-------|----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| 7 Mult1 | Yes | Mult | F0 | F2 | F4 | | | No | No |
| Mult2 | No | | | | | | | | |
| Add | No | | | | | | | | |
| Divide | Yes | Div | F10 | F0 | F6 | Mult1 | | No | Yes |

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 12 FU Mult1 Divide

Read operands for DIVD?

11

| Instruction | n sta | itus: | | Read | Exec | Write | |
|-------------|-------|-------|------------------|-------|------|-------|--------|
| Instructio | n | j | \boldsymbol{k} | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | FO | F2 | F4 | 6 | 9 | | |

DIVD F10 FO F6 ADDD F6 F8 F2

Functional unit status

Time Name Integer 6 Mult1 Mult2 Add Divide

| s: | • | | dest | SI | <i>S</i> 2 | FU | FU | Fj? | Fk? |
|----|------|------|------|----|------------|-------|----|-----|-----|
| | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| | No | | | | | | | | |
| | Yes | Mult | F0 | F2 | F4 | | | No | No |
| | No | | | | | | | | |
| | Yes | Add | F6 | F8 | F2 | | | Yes | Yes |
| | Yes | Div | F10 | F0 | F6 | Mult1 | | No | Yes |

12

Register result status:

Clock **13**

FU | Mult1

F2 F0

F4 F6 Add

F8

F10 F12

F30

Divide

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instructio | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | | | |
| ADDD | F6 | F8 | F2 | 13 | 14 | | |

| Functional unit status: | | dest | SI | <i>S</i> 2 | FU | FU | Fj? | Fk? | |
|-------------------------|------|------|-----|------------|----|-------|-----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| 5 Mult1 | Yes | Mult | F0 | F2 | F4 | | | No | No |
| Mult2 | No | | | | | | | | |
| 2 Add | Yes | Add | F6 | F8 | F2 | | | Yes | Yes |
| Divide | Yes | Div | F10 | F0 | F6 | Mult1 | | No | Yes |

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 $\overline{}$ Hult1 Add $\overline{}$ Divide

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instructio | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | | | |

| Functional unit status: | | | dest | SI | <i>S</i> 2 | FU | FU | Fj? | Fk? |
|-------------------------|------|------|------|----|------------|-------|----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| 4 Mult1 | Yes | Mult | F0 | F2 | F4 | | | No | No |
| Mult2 | No | | | | | | | | |
| 1 Add | Yes | Add | F6 | F8 | F2 | | | No | No |
| Divide | Yes | Div | F10 | F0 | F6 | Mult1 | | No | Yes |

Register result status:

F6

F8 F2

ADDD

| Clock | | FO | F2 | F4 | <i>F6</i> | F8 | F10 F12 | ••• | F30 |
|-------|----|-------|----|----|-----------|----|---------|-----|-----|
| 15 | FU | Mult1 | | | Add | | Divide | | |

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instructio | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |

| Functional unit status: | | | dest | <i>S1</i> | <i>S</i> 2 | FU | FU | Fj? | Fk? |
|-------------------------|------|------|------|-----------|------------|----|----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| 3 Mult1 | Yes | Mult | F0 | F2 | F4 | | | No | No |
| Mult2 | No | | | | | | | | |
| 0 Add | Yes | Add | F6 | F8 | F2 | | | No | No |

F10

Div

F0

F6

Mult1

Yes

No

16

Register result status:

F6

F8 F2

Divide

Yes

DIVD ADDD

| Clock | F0 | <i>F2</i> | <i>F4</i> | <i>F6</i> | F8 | F10 F12 | ••• | F30 |
|-------|----------|-----------|-----------|-----------|----|---------|-----|-----|
| 16 | FU Mult1 | | | Add | | Divide | | |

| Instruction | n sta | tus: | | | Read | Exec | Write | | | | | |
|-------------|-------|--------|-------|-----------|------------|------|-----------|------------|--------|------------|------|-----|
| Instructio | n | j | k | Issue | Oper | Comp | Result | <u>.</u> | | | | |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 | | | | | |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 | | | | | |
| MULTD | F0 | F2 | F4 | 6 | 9 | | | | | | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 | | | | | |
| DIVD | F10 | F0 | F6 | 8 | | | | | WAR | Haz | zard | |
| ADDD | F6 | F8 | F2 | 13 | 14 | 16 | | | | | | |
| Functiona | ıl un | it ste | atus. | | | dest | S1 | <i>S</i> 2 | FU | FU | Fj? | Fk? |
| | Time | e Nan | ne | Busy | Op | Fi | Fj | Fk | Qj | Qk | Řj | Rk |
| | | Inte | ger | No | | | | | | | | |
| | 2 | 2 Mul | t1 | Yes | Mult | F0 | F2 | F4 | | | No | No |
| | | Mul | t2 | No | | | | | | | | |
| | | Add | l | Yes | Add | F6 | F8 | T2 | | | No | TVO |
| | | Divi | ide | Yes | Div | F10 | F0 | F6 | viuiti | | INU | Yes |
| | • | | | | | | | | | | | |
| Register r | esult | tsta | tus: | | | | | | | | | |
| Clock | | | | <i>F0</i> | <i>F</i> 2 | F4 | <i>F6</i> | F8 | F10 | <i>F12</i> | ••• | F30 |
| 17 | | | FU | Mult1 | | | Add | | Divide | | | |

Why not write result of ADD???

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instructio | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | | | |

F6 F8 F2

| Functional unit status: | | | dest | <i>S1</i> | <i>S</i> 2 | FU | FU | Fj? | Fk? |
|-------------------------|------|------|------|-----------|------------|-------|----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| 1 Mult1 | Yes | Mult | F0 | F2 | F4 | | | No | No |
| Mult2 | No | | | | | | | | |
| Add | Yes | Add | F6 | F8 | F2 | | | No | No |
| Divide | Yes | Div | F10 | F0 | F6 | Mult1 | | No | Yes |

Register result status:

ADDD

Clock *F6* F8 F10 F12 *F30 F2 F4* F0**18** FU Mult1 Divide Add

| Instructio | n sta | tus: | | | Read | Exec | Write |
|------------|-------|------|------------------|-------|------|------|--------|
| Instructi | on | j | \boldsymbol{k} | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | 19 | |

| | ADDD | F6 | F8 | F2 | 13 | 14 | 16 |
|----------|---------|-------|-------|-------|----|----|-----|
| $F\iota$ | unction | al un | it st | atus: | | | des |

F10 F0 F6

| al unit status: | • | | dest | S1 | <i>S</i> 2 | FU | FU | Fj? | Fk? |
|-----------------|------|------|------|----|------------|-------|----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| 0 Mult1 | Yes | Mult | F0 | F2 | F4 | | | No | No |
| Mult2 | No | | | | | | | | |
| Add | Yes | Add | F6 | F8 | F2 | | | No | No |
| Divide | Yes | Div | F10 | F0 | F6 | Mult1 | | No | Yes |

Register result status:

DIVD

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 19 FU Mult1 Add Divide

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instructio | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | 19 | 20 |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | | | |
| ADDD | F6 | F8 | F2 | 13 | 14 | 16 | |

| Functional unit status: | | | dest | S1 | <i>S2</i> | FU | FU | Fj? | Fk? |
|-------------------------|------|-----|------|----|-----------|----|----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| Mult1 | No | | | | | | | | |
| Mult2 | No | | | | | | | | |
| Add | Yes | Add | F6 | F8 | F2 | | | No | No |
| Divide | Yes | Div | F10 | F0 | F6 | | | Yes | Yes |

Register result status:

| Clock | | F0 | <i>F</i> 2 | F4 | <i>F6</i> | F8 | F10 F12 | • • • | <i>F30</i> |
|-------|----|----|------------|----|-----------|----|---------|-------|------------|
| 20 | FU | | | | Add | | Divide | | |

| Instructio | n sta | tus: | | | Read | Exec | Write | | | |
|------------|--------|-----------|-------|-------|------|------|--------|------------|----|--|
| Instructio | n | \dot{j} | k | Issue | Oper | Comp | Result | | | |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 | | | |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 | | | |
| MULTD | F0 | F2 | F4 | 6 | 9 | 19 | 20 | | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 | | | |
| DIVD | F10 | F0 | F6 | 8 | 21 | | | | | |
| ADDD | F6 | F8 | F2 | 13 | 14 | 16 | | | | |
| Functiona | ıl uni | it sto | atus. | : | | dest | S1 | <i>S</i> 2 | FU | |

| nal unit status. | • | | dest | SI | <i>S</i> 2 | FU | FU | Fj? | Fk? | |
|------------------|------|-----|------|----|------------|----|----|-----|-----|--|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk | |
| Integer | No | | | | | | | | | |
| Mult1 | No | | | | | | | | | |
| Mult2 | No | | | | | | | | | |
| Add | Yes | Add | F6 | F8 | F2 | | | No | No | |
| Divide | Yes | Div | F10 | F0 | F6 | | | Yes | Yes | |

Register result status:

| Clock | F(| F_2 | 2 F4 | <i>F6</i> | F8 | F10 F12 | • • • | F30 |
|-------|----|-------|------|-----------|----|---------|-------|-----|
| 21 | FU | | | Add | | Divide | | |

· WAR Hazard is now gone...

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instructio | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | 19 | 20 |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | 21 | | |
| ADDD | F6 | F8 | F2 | 13 | 14 | 16 | 22 |

Yes

Div

| Functional unit status: | dest | <i>S1</i> | <i>S2</i> | FU | FU | Fj? | Fk? | | |
|-------------------------|------|-----------|-----------|----|----|-----|-----|----|----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| Mult1 | No | | | | | | | | |
| Mult2 | No | | | | | | | | |
| Add | No | | | | | | | | |

F10

F0

F6

No

No

Register result status:

39 Divide

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

22 FU Divide

FASTER THAN LIGHT COMPUTATION (SKIP A COUPLE OF CYCLES)

| Instruction | n sta | tus: | | | Read | Exec | Write |
|-------------|-------|------|----|-------|------|------|--------|
| Instruction | n | j | k | Issue | Oper | Comp | Result |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | 19 | 20 |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | 21 | 61 | |
| ADDD | F6 | F8 | F2 | 13 | 14 | 16 | 22 |
| | | | | | | | |

Yes

Div

| Functional unit status: | | | | SI | <i>S2</i> | FU | FU | Fj? | Fk? |
|-------------------------|------|----|----|----|-----------|----|----|-----|-----|
| Time Name | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj | Rk |
| Integer | No | | | | | | | | |
| Mult1 | No | | | | | | | | |
| Mult2 | No | | | | | | | | |
| Add | No | | | | | | | | |

F10

F0

F6

No

No

Register result status:

0 Divide

| Instruction | n sta | tus: | | | Read | Exec | Write | | | | |
|-------------|-------|--------|------------------|-------|------|------|--------|------------|----|----|-----|
| Instruction | n | j | \boldsymbol{k} | Issue | Oper | Comp | Result | | | | |
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 | | | | |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 | | | | |
| MULTD | F0 | F2 | F4 | 6 | 9 | 19 | 20 | | | | |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 | | | | |
| DIVD | F10 | F0 | F6 | 8 | 21 | 61 | 62 | | | | |
| ADDD | F6 | F8 | F2 | 13 | 14 | 16 | 22 | | | | |
| Functiona | l uni | it sto | atus: | • | | dest | S1 | <i>S</i> 2 | FU | FU | Fj? |
| | Time | Nan | <i>ie</i> | Busy | Op | Fi | Fj | Fk | Qj | Qk | Rj |
| | | Integ | ger | No | | | | | | | |




Fk? Rk

Register result status:


| Clock | F |) | <i>F</i> 2 | <i>F4</i> | <i>F6</i> | F8 | F10 | <i>F12</i> | ••• | F30 |
|-------|----|---|------------|-----------|-----------|----|-----|------------|-----|-----|
| 62 | FU | | | | | | | | | |

REVIEW: SCOREBOARD EXAMPLE: CYCLE 62




· In-order issue; out-of-order execute & commit

Scoreboard Organization



TOMASULO ORGANIZATION



Common Data Bus (CDB)

DYNAMIC SCHEDULING STEP 1

Simple pipeline had 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue

Split the ID pipe stage of simple 5-stage pipeline into 2 stages:

Issue—Decode instructions, check for structural hazards

Read operands—Wait until no data hazards, then read operands

A DYNAMIC ALGORITHM: TOMASULO'S

For IBM 360/91 (before caches!)

■ ⇒ Long memory latency

Goal: High Performance without special compilers

Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations

• This led Tomasulo to try to figure out how to get more effective registers — renaming in hardware!

Why Study 1966 Computer?

The descendants of this have flourished!

Alpha 21264, Pentium 4, AMD Opteron, Power 5, ...

TOMASULO ALGORITHM

Control & buffers distributed with Function Units (FU)

• FU buffers called "<u>reservation stations</u>"; have pending operands

Registers in instructions replaced by values or pointers to reservation stations(RS); called <u>register renaming</u>;

- Renaming avoids WAR, WAW hazards
- More reservation stations than registers, so can do optimizations compilers can't

Results to FU from RS, <u>not through registers</u>, over <u>Common Data Bus</u> that broadcasts results to all FUs

Avoids RAW hazards by executing an instruction only when its operands are available

Load and Stores treated as FUs with RSs as well

Integer instructions can go past branches (predict taken), allowing FP ops beyond basic block in FP queue

RESERVATION STATION COMPONENTS

Operation to perform in the unit (e.g., + or -)

Vj, Vk: Value of Source operands

Store buffers has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

- Note: Qj,Qk=0 => ready
- Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

THREE STAGES OF TOMASULO ALGORITHM

- 1. ISSUE—get instruction from FP Op Queue If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).
- 2. Execute—operate on operands (EX)
 When both operands ready then execute;
 if not ready, watch Common Data Bus for result
- 3. Write result—finish execution (WB)
 Write on Common Data Bus to all awaiting units;
 mark reservation station available

Normal data bus: data + destination ("go to" bus)


Common data bus: data + source ("come from" bus)


- 64 bits of data + 4 bits of Functional Unit source address
- Write if matches expected Functional Unit (produces result)
- Does the broadcast

```
Example speed: 3 clocks for FI .pt. +,-; 10 for *; 40 clks for /
```


Instruction OF ASULO EXAMPLE

counter






Register result status:



Note: Can have multiple loads outstanding




Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

Mult1 Load2 Load1


- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?



Load2 completing; what is waiting for Load2?

```
Instruction status:
                                 Exec Write
                           Issue Comp Result
                                                         Busy Address
   Instruction
                       k
   LD
                 34 +
                      R2
                                   3
                                                           No
            F6
                                         4
                                                   Load1
   LD
                 45+
            F2
                      R3
                                   4
                                         5
                                                   Load2
                                                           No
   MULTD
           FO
                 F2
                      F4
                                                   Load3
                                                          No
   SUBD
            F8
                 F6
   DIVD
           F10
                 FO
                      F6
   ADDD
           F6
                 F8
                      F2
Reservation Stations:
                                  S1
                                        S2
                                              RS
                                                    RS
          Time Name Busy
                                   V_i
                           Op
                                               Qj
                                                    Qk
              2 Add1
                      Yes
                           SUBD
                                 M(A1)
               Add2
                      No
               Add3
                      No
                      Yes MULTD M(A2) R(F4)
             10 Mult1
                Mult2
                     Yes DIVD
                                       M(A1) Mult1
Register result status:
                                                         F10
   Clock
                            FO
                                  F2
                                        F4
                                              F6
                                                    F8
                                                                 F12
                                                                             F30
                      FU
                           Mult1
                                 M(A2)
                                             M(A1)
                                                   Add1
                                                         Mult2
```

Timer starts down for Add1, Mult1



Issue ADDD here despite name dependency on F6?

```
Instruction status:
                                 Exec Write
                                 Comp Result
                                                          Busy Address
   Instruction
                       k
                           Issue
   LD
                 34 +
                       R2
                                    3
                                                           No
            F6
                                          4
                                                    Load1
                 45+
   LD
            F2
                       R3
                                                    Load2
                                                           No
   MULTD
            FO
                 F2
                       F4
                                                    Load3
                                                           No
   SUBD
            F8
                 F6
                       F2
                             4
   DIVD
           F10
                 FO
                       F6
   ADDD
            F6
                 F8
                       F2
                             6
Reservation Stations:
                                   S1
                                         S2
                                               RS
                                                     RS
                                   V_i
                                         Vk
                                               Qj
                                                     Qk
           Time Name Busy
                            Op
              0 \text{ Add} 1
                      Yes SUBD M(A1) M(A2)
                Add2
                      Yes ADDD
                                       M(A2) Add1
                Add3
                      No
                      Yes MULTD M(A2) R(F4)
              8 Mult1
                Mult2
                     Yes DIVD
                                       M(A1) Mult1
Register result status:
   Clock
                            F0
                                  F2
                                         F4
                                               F6
                                                     F8
                                                          F10
                                                                  F12
                                                                              F30
```

Add2

Add1

Mult2

Add1 (SUBD) completing; what is waiting for it?

M(A2)

Mult1

FU

| Insi | tructio | n sta | tus: | | | Exec | Write | | | | |
|------|------------|-------|--------|------------------|-------|-------|------------|-------|-------|------|---------|
| J | Instructio | n | j | \boldsymbol{k} | Issue | Comp | Result | | | Busy | Address |
| J | LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | |
| J | LD | F2 | 45+ | R 3 | 2 | 4 | 5 | | Load2 | No | |
| I | MULTD | FO | F2 | F4 | 3 | | | | Load3 | No | |
| 5 | SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | |
| J | DIVD | F10 | FO | F6 | 5 | | | | | | |
| 1 | ADDD | F6 | F8 | F2 | 6 | | | | | | |
| Res | servatio | on St | ations | 5 : | | S1 | <i>S</i> 2 | RS | RS | | |
| | | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | |
| | | | Add1 | No | | | | | | | |
| | | 2 | Add2 | Yes | ADDD | (M-M) | M(A2) | | | | |
| | | | Add3 | No | | | | | | | |
| | | 7 | Mult1 | Yes | MULTI | M(A2) | R(F4) | | | | |
| | | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | | | |

Register result status:

| Clock | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ••• | F30 |
|-------|----|-------|-------|----|------|-------|-------|-----|-----|-----|
| 8 | FU | Mult1 | M(A2) | | Add2 | (M-M) | Mult2 | | | |

| Instructio | n sta | tus: | | | Exec | Write | | | | |
|-------------|-------|--------|------------------|-------|-------|------------|-------|-------|------|---------|
| Instruction | on | j | \boldsymbol{k} | Issue | Comp | Result | | | Busy | Address |
| LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | |
| LD | F2 | 45+ | R 3 | 2 | 4 | 5 | | Load2 | No | |
| MULTD | FO | F2 | F4 | 3 | | | | Load3 | No | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | |
| DIVD | F10 | FO | F6 | 5 | | | | | | |
| ADDD | F6 | F8 | F2 | 6 | | | | | | |
| Reservati | on St | ations | 5 : | | S1 | <i>S</i> 2 | RS | RS | | |
| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | |
| | | Add1 | No | | | | | | | |
| | 1 | Add2 | Yes | ADDD | (M-M) | M(A2) | | | | |
| | | Add3 | No | | | | | | | |
| | Yes | MULTE | M(A2) | R(F4) | | | | | | |
| | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | | | |

Register result status:

| Clock | | F0 | F2 | F4 | <i>F6</i> | F8 | F10 | F12 | ••• | F30 |
|-------|----|-------|-------|----|-----------|-------|-------|-----|-----|-----|
| 9 | FU | Mult1 | M(A2) | | Add2 | (M-M) | Mult2 | | | |

| In. | struction | n sta | tus: | | | Exec | Write | | | | | | |
|-------------------------|------------|-------|--------|------------|-------|-------|------------|-----------|-------|------|---------|-----|-----|
| | Instructio | n | j | k | Issue | Comp | Result | | | Busy | Address | | |
| | LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | | | |
| | LD | F2 | 45+ | R 3 | 2 | 4 | 5 | | Load2 | No | | | |
| | MULTD | F0 | F2 | F4 | 3 | | | | Load3 | No | | | |
| | SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | | | |
| | DIVD | F10 | FO | F6 | 5 | | | | | | | | |
| | ADDD | F6 | F8 | F2 | 6 | 10 | | | | | | | |
| Re | eservatio | on St | ations | S.: | | S1 | <i>S</i> 2 | RS | RS | | | | |
| | | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | | | |
| | | | Add1 | No | | | | | | | | | |
| | | C | Add2 | Yes | ADDD | (M-M) | M(A2) | | | | | | |
| | | | Add3 | No | | | | | | | | | |
| | | 5 | Mult1 | Yes | MULTE | M(A2) | R(F4) | | | | | | |
| | | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | | | | | |
| Register result status: | | | | | | | | | | | | | |
| | Clock | | | | FO | F2 | <i>F4</i> | <i>F6</i> | F8 | F10 | F12 | ••• | F30 |

Add2 (ADDD) completing; what is waiting for it?

Mult1

10

M(A2)

Add2 (M-M) Mult2

| Instructio | n sta | tus: | | | Exec | Write | | | | |
|-------------|-------|-----------|------------------|-------|-------|------------|-------|-------|------|---------|
| Instruction | on | \dot{j} | \boldsymbol{k} | Issue | Comp | Result | | | Busy | Address |
| LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 | | Load2 | No | |
| MULTD | FO | F2 | F4 | 3 | | | | Load3 | No | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | |
| DIVD | F10 | FO | F6 | 5 | | | | | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 | | | | |
| Reservation | on St | ations | s: | | S1 | <i>S</i> 2 | RS | RS | | |
| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | |
| | | Add1 | No | | | | | | | |
| | | Add2 | No | | | | | | | |
| | | Add3 | No | | | | | | | |
| | 4 | Mult1 | Yes | MULTI | M(A2) | R(F4) | | | | |
| | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |] | |

Register result status:

```
Clock

11 F0 F2 F4 F6 F8 F10 F12 ... F30

FW Mult1 M(A2) (M-M+M M-M) Mult2
```

- Write result of ADDD here?
- All quick instructions complete in this cycle!

| Instruct | ion sta | atus: | | | Exec | Write | | | | |
|----------|---------------------|-------|-----------|-------|------|------------|-------|-------|------|---------|
| Instruc | ction | j | k | Issue | Comp | Result | | | Busy | Address |
| LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 | | Load2 | No | |
| MULT | D F0 | F2 | F4 | 3 | | | | Load3 | No | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | |
| DIVD | F10 | F0 | F6 | 5 | | | | | | |
| ADDD |) F6 | F8 | F2 | 6 | 10 | 11 | | | | |
| Reserva | Reservation Station | | | | S1 | <i>S</i> 2 | RS | RS | | |
| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | |
| | | Add1 | No | | | | | | | |
| | | Add2 | No | | | | | | | |
| | | Add3 | No | | | | | | | |
| | Yes | MULTI | M(A2) | R(F4) | | | | | | |
| | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | | | |

Register result status:

Clock

12 F0 F2 F4 F6 F8 F10 F12 ... F30

FU Mult1 M(A2) (M-M+N (M-M) Mult2

| In | structio | n sta | tus: | | | Exec | Write | | | | |
|----|-------------|-------|--------|-----------|-------|-------|------------|-------|-------|------|---------|
| | Instruction | on | j | k | Issue | Comp | Result | | | Busy | Address |
| | LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | |
| | LD | F2 | 45+ | R3 | 2 | 4 | 5 | | Load2 | No | |
| | MULTD | FO | F2 | F4 | 3 | | | | Load3 | No | |
| | SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | |
| | DIVD | F10 | FO | F6 | 5 | | | | | | |
| | ADDD | F6 | F8 | F2 | 6 | 10 | 11 | | | | |
| Re | eservatio | on St | ations | s.: | | S1 | <i>S</i> 2 | RS | RS | | |
| | | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | |
| | | | Add1 | No | | | | | | | |
| | | | Add2 | No | | | | | | | |
| | | | Add3 | No | | | | | | | |
| | | 2 | Mult1 | Yes | MULTI | M(A2) | R(F4) | | | | |
| | | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |] | |

Register result status:

Clock

13 F0 F2 F4 F6 F8 F10 F12 ... F30

| Mult | M(A2) | (M-M+N (M-M) | Mult | Mult

| Instructio | n sta | tus: | | | Exec | Write | | | | |
|-------------|-------|-----------|------------------|-------|------|------------|-------|-------|------|---------|
| Instruction | on | \dot{j} | \boldsymbol{k} | Issue | Comp | Result | | | Busy | Address |
| LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 | | Load2 | No | |
| MULTD | FO | F2 | F4 | 3 | | | | Load3 | No | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | |
| DIVD | F10 | FO | F6 | 5 | | | | | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 | | | | |
| Reservation | on St | ations | s.: | | S1 | <i>S</i> 2 | RS | RS | | |
| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | |
| | | Add1 | No | | | | | | | |
| | | Add2 | No | | | | | | | |
| | | Add3 | No | | | | | | | |
| | Yes | MULTI | M(A2) | R(F4) | | | | | | |
| | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |] | |

Register result status:

Clock

14 F0 F2 F4 F6 F8 F10 F12 ... F30

| Mult | M(A2) | (M-M+N (M-M) | Mult | Mult

| Instruction status: | | | | | Exec | Write | | | | | | |
|---------------------|---------|---------|------------|-------|-------|-----------|-----------|-------|------|---------|-----|-----|
| Instruc | tion | j | k | Issue | Comp | Result | | | Busy | Address | | |
| LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | | | |
| LD | F2 | 45+ | R 3 | 2 | 4 | 5 | | Load2 | No | | | |
| MULT | D F0 | F2 | F4 | 3 | 15 | | | Load3 | No | | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | | | |
| DIVD | F10 | FO | F6 | 5 | | | | | | | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 | | | | | | |
| Reserva | tion St | ations | s: | | S1 | <i>S2</i> | RS | RS | | | | |
| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | _ | | | |
| | | Add1 | No | | | | | | | | | |
| | | Add2 | No | | | | | | | | | |
| | | Add3 | No | | | | | | | | | |
| | (|) Mult1 | Yes | MULTE | M(A2) | R(F4) | | | | | | |
| | | Mult2 | Yes | DIVD | | M(A1) | Mult1 | | | | | |
| Register | | | | | | | | | | | | |
| Cloc | k | | | F0 | F2 | F4 | <i>F6</i> | F8 | F10 | F12 | ••• | F30 |

Mult2

• Mult1 (MULTD) completing; what is waiting for it?

M(A2)

Mult1

15

| Instruction status: | | | | | | Exec | Write | | | | | | |
|---------------------|------------|------|--------|------------------|-------|-------|-----------|-----------|----------|-------|------------|-----|-----|
| Instruc | ction | | j | \boldsymbol{k} | Issue | Comp | Result | | | Busy | Address | | |
| LD | | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | | | |
| LD | | F2 | 45+ | R 3 | 2 | 4 | 5 | | Load2 | No | | | |
| MULT | Γ D | F0 | F2 | F4 | 3 | 15 | 16 | | Load3 | No | | | |
| SUBD | ı | F8 | F6 | F2 | 4 | 7 | 8 | | | | | | |
| DIVD |] | F10 | F0 | F6 | 5 | | | | | | | | |
| ADDE |) | F6 | F8 | F2 | 6 | 10 | 11 | | | | | | |
| Reserva | tior | ı St | ations | : | | S1 | <i>S2</i> | RS | RS | | | | |
| | T | ïme | Name | Busy | Op | Vj | Vk | Qj | Qk | | | | |
| | | | Add1 | No | | | | | | | | | |
| | | | Add2 | No | | | | | | | | | |
| | | | Add3 | No | | | | | | | | | |
| | | | Mult1 | No | | | | | | | | | |
| | | 40 | Mult2 | Yes | DIVD | M*F4 | M(A1) | | | | | | |
| Register | r res | sult | status | s: | | | | | | | | | |
| Cloc | k | | | | F0 | F2 | F4 | <i>F6</i> | F8 | F10 | <i>F12</i> | ••• | F30 |
| 16 | | | | FU | M*F4 | M(A2) | (N | И-M+I | V. (M-M) | Mult2 | | | |

Just waiting for Mult2 (DIVD) to complete

FASTER THAN LIGHT COMPUTATION (SKIP A COUPLE OF CYCLES)

| Instructio | n sta | tus: | | | Exec | Write | | | | |
|-------------|-------|--------|------------------|-------|------|------------|----|-------|------|---------|
| Instruction | on | j | \boldsymbol{k} | Issue | Comp | Result | | | Busy | Address |
| LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 | | Load2 | No | |
| MULTD | F0 | F2 | F4 | 3 | 15 | 16 | | Load3 | No | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | |
| DIVD | F10 | FO | F6 | 5 | | | | | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 | | | | |
| Reservation | on St | ations | s: | | S1 | <i>S</i> 2 | RS | RS | | |
| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | |
| | | Add1 | No | | | | | | | |
| | | Add2 | No | | | | | | | |
| | | Add3 | No | | | | | | | |
| | | Mult1 | No | | | | | | | |
| 1 Mult2 | | | Yes | DIVD | M*F4 | M(A1) | | | | |

Register result status:

| Instruction status: | | | | | | Exec | Write | | | | | | |
|-----------------------|-------------------------|------|-------|------------------|-------|------|------------|----|-------|------|---------|---|--|
| Instruction j | | | j | \boldsymbol{k} | Issue | Comp | Result | | | Busy | Address | | |
| | LD | F6 | 34+ | R2 | 1 | 3 | 4 | | Load1 | No | | ı | |
| | LD | F2 | 45+ | R 3 | 2 | 4 | 5 | | Load2 | No | | ı | |
| | MULTD | FO | F2 | F4 | 3 | 15 | 16 | | Load3 | No | | ı | |
| | SUBD | F8 | F6 | F2 | 4 | 7 | 8 | | | | | | |
| | DIVD | F10 | FO | F6 | 5 | 56 | | | | | | | |
| | ADDD | F6 | F8 | F2 | 6 | 10 | 11 | | | | | | |
| Reservation Stations: | | | | | | S1 | <i>S</i> 2 | RS | RS | | | | |
| | | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | | | | |
| | | | Add1 | No | | | | | | | | | |
| | | | Add2 | No | | | | | | | | | |
| | | | Add3 | No | | | | | | | | | |
| | | | Mult1 | No | | | | | | | | | |
| | | C | Mult2 | Yes | DIVD | M*F4 | M(A1) | | | | | | |
| Re | Register result status: | | | | | | | | | | | | |

• Mult2 (DIVD) is completing; what is waiting for it?

F0

F2

M(A2)

F6

(M-M+N.(M-M))

F4

F8

F10


Mult2

F12

F30

Clock

56



Register result status:

 Once again: In-order issue, out-of-order execution and outof-order completion.

WHY CAN TOMASULO OVERLAP ITERATIONS OF LOOP Segister renaming

 Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers totally avoiding the WAR stall

Other perspective: Tomasulo building data flow dependency graph on the fly

TOMASULO'S SCHEME OFFERS 2 MAJOR ADVANTAGES

1. Distribution of the hazard detection logic

- distributed reservation stations and the CDB
- If multiple instructions waiting on single result, & each instruction has other operand,
 then instructions can be released simultaneously by broadcast on CDB
- If a centralized register file were used, the units would have to read their results from the registers when register buses are available

2. Elimination of stalls for WAW and WAR hazards

TOMASULO DRAWBACKS

Complexity

 delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!

Many associative stores (CDB) at high speed

Performance limited by Common Data Bus

- Each CDB must go to multiple functional units
 ⇒high capacitance, high wiring density
- Number of functional units that can complete per cycle limited to one!
 - Multiple CDBs ⇒ more FU logic for parallel assoc stores

Non-precise interrupts!

We will address this later

AND IN CONCLUSION ... #1

Leverage Implicit Parallelism for Performance: Instruction Level Parallelism

Loop unrolling by compiler to increase ILP

Branch prediction to increase ILP

Dynamic HW exploiting ILP

- Works when can't know dependence at compile time
- Can hide L1 cache misses
- Code for one machine runs well on another

AND IN CONCLUSION ... #2

Reservations stations: renaming to larger set of registers + buffering source operands

- Prevents registers as bottleneck
- Avoids WAR, WAW hazards
- Allows loop unrolling in HW

Not limited to basic blocks (integer units gets ahead, beyond branches)

Helps cache misses as well

Lasting Contributions

- Dynamic scheduling
- Register renaming
- Load/store disambiguation

360/91 descendants are Intel Pentium 4, IBM Power 5, AMD Athlon/Opteron, ...