

**COURSE DESCRIPTION: EE-3009 Computer Architecture (CA)**

**COURSE DESCRIPTION FORM**

**INSTITUTION** FAST School of Computing, National University of Computer and Emerging Sciences, Karachi

**PROGRAM TO BE EVALUATED**

BS-School of Computing– Spring 2025

**Course Description**

<b>Course Code</b>	EE2013		
<b>Course Title</b>	Computer Architecture		
<b>Credit Hours</b>	3		
<b>Prerequisites by Course(s) and Topics</b>	DLD,COAL		
<b>Grading Policy</b>	Absolute grading		
<b>Policy about missed assessment items in the course</b>	Retake of missed assessment items (other than midterm/ final exam) will not be held. For a missed midterm/ final exam, an exam re-take/ pre-take application along with necessary evidence are required to be submitted to the department secretary. The examination assessment and retake committee will decide the exam re-take/ pre-take cases.		
<b>Course Plagiarism Policy</b>	Plagiarism in project or midterm/ final exam may result in F grade in the course. Plagiarism in an assignment will result in zero marks in the <b>whole assignments</b> category.		
<b>Assessment Instruments with Weights</b> (homework, quizzes, midterms, final, programming assignments, lab work, etc.)	<b>Assessment Item</b>	<b>Number</b>	<b>Weight (%)</b>
	Assignment	3	10%
	Quiz	3	10%
	Midterm Exam	2	30%
	Final Exam	1	50%
<b>Course Instructors</b>	Aashir Mahboob, Kashan Hussain , Shoaib Rauf & Dr Nausheen		
<b>Lab Instructors (if any)</b>			
<b>Course Coordinator</b>	Aashir Mahboob		
<b>URL (if any)</b>			

<b>Current Catalog Description</b>	<ul style="list-style-type: none"> <li>- Get a working knowledge of architecture of subsystems and the general principles that affect their performance</li> <li>- Get knowledge about advanced architectural features that boost the performance of computers with pipelining and superscalar architecture</li> <li>- Analyze the performance of systems and quantify the performance measurements</li> <li>- Study the major trends towards parallelism with respect to a single processor and multicore architecture</li> </ul>
<b>Textbook</b>	<b>Computer Architecture: A Quantitative Approach</b> <i>John L. Hennessy &amp; David A. Patterson 6th Edition</i>
<b>Reference Books</b>	<b>Computer Organization &amp; Architecture</b> <i>William Stallings Pearson, 9th Edition</i>

S#	CLO	Domain	Taxonomy level	PLO
1	Describe the performance evaluation criteria of computers and <b>recognize</b> performance of different computing systems.	Cognitive	2	1
2	Describe advanced concepts in computer architecture like multi-cycle pipeline, dynamic scheduling, dynamic branch prediction, loop unrolling, super-scalar, multi-issue and multi-core processors and <b>identify</b> their impact on a given machine.	Cognitive	2	1
3	Analyze existing bottlenecks in computer architecture designs and categorize potential solutions, virtual memory contribution toward performance improvement of a computing machine.	Cognitive	4	2

<b>Program Learning Outcome (PLO)</b>	<b>Description</b>
	<b>PLO-01: Computing Knowledge:</b> An ability to apply knowledge of mathematics, science, computing fundamentals and an engineering specialization to the solution of complex computing problems.
	<b>PLO-02: Problem Analysis:</b> Identify, formulate, research literature, and analyze complex computing problems, reaching substantiated conclusions using first principles of mathematics, natural sciences, and computing sciences.

	Topics to be covered				
	List of Topics	Week	Chapter/ Appendix	Contact Hours	CLO(s)
<b>Topics covered in the course with number of lectures on each topic</b> (Assume 16 weeks of instruction and 1 hour lecture duration)	Introduction (1 Lecture) -----				
	Classes of Computers (2 Lecture) -----	1	1	3	1
	Performance Metrics of a system (2 Lectures) -----				
	Measuring and Reporting Performance (1 Lecture) -----	2	1	3	1
	Amdahl Law, CPU Performance Equation (2 Lecture) -----				
	Chapter related fallacies and pitfalls (1 Lecture) -----	3	1	3	1
	Principals of ISA, internal Storage, Memory addressing (1.5 Lecture) -----				
	Control Flow Instructions, Role of Compilers, IS encoding (1.5 Lecture) -----	4	A	3	3

	Register Allocation (1 Lecture)				
	----- MIPS Architecture (1 Lecture)	5	A	3	2
	----- Instruction Usage , Chapter related fallacies and pitfalls (1 Lecture)				
	<b>WEEK 6</b>	<b>MID -1 Exam</b>			
	Pipelining Basic concepts, limitations, Major Hazards of pipelining & Internal Forwarding (3 Lectures)	7	C	3	3
	Exception in Pipeline, Precise Exceptions & Floating-point Pipeline (3 Lectures)	8	C	3	3
	MIPS R-4000 Pipeline, Superscalar and VLIW architecture. (3 Lectures)	9	C	3	2



		Instruction Level Parallelism, data and name dependance, Loop unrolling <b>(3 Lectures)</b>	<b>10</b>	<b>3</b>	<b>3</b>	<b>3</b>
	<b>Week 11</b>	<b>MID -2 Exam</b>				
		Dynamic Scheduling -Scoreboarding technique and Tomasulo's Approach <b>(3 Lectures)</b>	<b>12</b>	<b>3&amp;C</b>	<b>3</b>	<b>1</b>
		Basics of Caches, Caches miss , hits & Organization <b>(3 Lectures)</b>	<b>13</b>	<b>B</b>	<b>3</b>	<b>3</b>
		Four memory hierarchy questions, Six basic cache optimizations <b>(3 Lectures)</b>	<b>14</b>	<b>B</b>	<b>3</b>	<b>3</b>
		Advance Cache Optimizations, Virtual memory , DRAM optimizations <b>(3 Lectures)</b>	<b>15</b>	<b>B</b>	<b>3</b>	<b>3</b>



National Computing Education Accreditation Council  
NCEAC



	Simultaneous Multithreading (SMT), Multiprocessors Thread-Level parallelism <b>(3 Lectures)</b>	16	5	3	3
	<i>Total</i>		16	48	
<b>Laboratory Projects/Experiments Done in the Course</b>	<b>None.</b>				
<b>Programming Assignments Done in the Course</b>	None.				
<b>Class Time Spent (in percentage)</b>	<b>Theory (%)</b>	<b>Problem Analysis (%)</b>	<b>Solution Design (%)</b>	<b>Social and Ethical Issues (%)</b>	
	50	25	20	5	

**Instructor Name: Aashir Mahboob**

**Instructor Signature:** Aashir Mahboob

**Date: 16<sup>th</sup>-January-2025**